



**256K X 36, 512K X 18
3.3V Synchronous SRAMs
3.3V I/O, Burst Counter
Pipelined Outputs, Single Cycle Deselect**

**Advance
Information
IDT71V67613
IDT71V67813**

Features

- ◆ 256K x 36, 512K x 18 memory configurations
- ◆ Supports high system speed:
 - 200MHz 3.1ns clock access time
 - 183MHz 3.3ns clock access time
- ◆ LBO input selects interleaved or linear burst mode
- ◆ Self-timed write cycle with global write control (GW), byte write enable (BWE), and byte writes (BWx)
- ◆ 3.3V core power supply
- ◆ Power down controlled by ZZ input
- ◆ 3.3V I/O supply (VDDQ)
- ◆ Packaged in a JEDEC Standard 100-pin thin plastic quad flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch ball grid array (fBGA).

Description

The IDT71V67613/7813 are high-speed SRAMs organized as

256K x 36/512K x 18. The IDT71V67613/7813 SRAMs contain write, data, address and control registers. Internal logic allows the SRAM to generate a self-timed write based upon a decision which can be left until the end of the write cycle.

The burst mode feature offers the highest level of performance to the system designer, as the IDT71V67613/7813 can provide four cycles of data for a single address presented to the SRAM. An internal burst address counter accepts the first cycle address from the processor, initiating the access sequence. The first cycle of output data will be pipelined for one cycle before it is available on the next rising clock edge. If burst mode operation is selected (ADV=LOW), the subsequent three cycles of output data will be available to the user on the next three rising clock edges. The order of these three addresses are defined by the internal burst counter and the LBO input pin.

The IDT71V67613/7813 SRAMs utilize IDT's latest high-performance CMOS process and are packaged in a JEDEC standard 14mm x 20mm 100-pin thin plastic quad flatpack (TQFP) as well as a 119 ball grid array (BGA) and 165 fine pitch ball grid array (fBGA).

Pin Description Summary

Pin Name	Function	Type	Notes
A0-A18	Address Inputs	Input	Synchronous
CE	Chip Enable	Input	Synchronous
CS0, CS1	Chip Selects	Input	Synchronous
OE	Output Enable	Input	Asynchronous
GW	Global Write Enable	Input	Synchronous
BWE	Byte Write Enable	Input	Synchronous
BW1, BW2, BW3, BW4 ⁽¹⁾	Individual Byte Write Selects	Input	Synchronous
CLK	Clock	Input	N/A
ADV	Burst Address Advance	Input	Synchronous
ADSC	Address Status (Cache Controller)	Input	Synchronous
ADSP	Address Status (Processor)	Input	Synchronous
LBO	Linear / Interleaved Burst Order	Input	DC
ZZ	Sleep Mode	Input	Asynchronous
TMS	Test Mode Select	Input	N/A
TDI	Test Data Input	Input	N/A
TCK	Test Clock	Input	N/A
TDO	Test Data Output	Output	N/A
I/O0-I/O31, I/O4-I/O4	Data Input / Output	I/O	Synchronous
VDD, VDDQ	Core Power, I/O Power	Supply	N/A
Vss	Ground	Supply	N/A

NOTE:

1. BW3 and BW4 are not applicable for the IDT71V67813.

5312tbl 01

JULY 2001

Pin Definitions⁽¹⁾


Symbol	Pin Function	I/O	Active	Description
A ₀ -A ₁₈	Address Inputs	I	N/A	Synchronous Address inputs. The address register is triggered by a combination of the rising edge of CLK and ADSC Low or ADSP Low and CE Low.
ADSC	Address Status (Cache Controller)	I	LOW	Synchronous Address Status from Cache Controller. ADSC is an active LOW input that is used to load the address registers with new addresses.
ADSP	Address Status (Processor)	I	LOW	Synchronous Address Status from Processor. ADSP is an active LOW input that is used to load the address registers with new addresses. ADSP is gated by CE.
ADV	Burst Address Advance	I	LOW	Synchronous Address Advance. ADV is an active LOW input that is used to advance the internal burst counter, controlling burst access after the initial address is loaded. When the input is HIGH the burst counter is not incremented; that is, there is no address advance.
BWE	Byte Write Enable	I	LOW	Synchronous byte write enable gates the byte write inputs BW ₁ -BW ₄ . If BWE is LOW at the rising edge of CLK then BW _x inputs are passed to the next stage in the circuit. If BWE is HIGH then the byte write inputs are blocked and only GW can initiate a write cycle.
BW ₁ -BW ₄	Individual Byte Write Enables	I	LOW	Synchronous byte write enables. BW ₁ controls I/O ₀₋₇ , I/O _{P1} , BW ₂ controls I/O ₈₋₁₅ , I/O _{P2} , etc. Any active byte write causes all outputs to be disabled.
CE	Chip Enable	I	LOW	Synchronous chip enable. CE is used with CS ₀ and CS ₁ to enable the IDT71V67613/7813. CE also gates ADSP.
CLK	Clock	I	N/A	This is the clock input. All timing references for the device are made with respect to this input.
CS ₀	Chip Select 0	I	HIGH	Synchronous active HIGH chip select. CS ₀ is used with CE and CS ₁ to enable the chip.
CS ₁	Chip Select 1	I	LOW	Synchronous active LOW chip select. CS ₁ is used with CE and CS ₀ to enable the chip.
GW	Global Write Enable	I	LOW	Synchronous global write enable. This input will write all four 9-bit data bytes when LOW on the rising edge of CLK. GW supersedes individual byte write enables.
I/O ₀ -I/O ₃₁ I/O _{P1} -I/O _{P4}	Data Input/Output	I/O	N/A	Synchronous data input/output (I/O) pins. Both the data input path and data output path are registered and triggered by the rising edge of CLK.
LBO	Linear Burst Order	I	LOW	Asynchronous burst order selection input. When LBO is HIGH, the interleaved burst sequence is selected. When LBO is LOW the Linear burst sequence is selected. LBO is a static input and must not change state while the device is operating.
OE	Output Enable	I	LOW	Asynchronous output enable. When OE is LOW the data output drivers are enabled on the I/O pins if the chip is also selected. When OE is HIGH the I/O pins are in a high-impedance state.
TMS	Test Mode Select	I	N/A	Gives input command for TAP controller; sampled on rising edge of TCK.
TDI	Test Data Input	I	N/A	Serial input of registers placed between TDI and TDO. Sampled on rising edge of TCK.
TCK	Test Clock	I	N/A	Clock input of TAP controller. Each TAP event is clocked. Test inputs are captured on rising edge of TCK, while test outputs are driven from falling edge of TCK.
TDO	Test Data Output	O	N/A	Serial output of registers placed between TDI and TDO. This output is active depending on the state of the TAP controller.
V _{DD}	Power Supply	N/A	N/A	3.3V core power supply.
V _{DDQ}	Power Supply	N/A	N/A	3.3V I/O Supply.
V _{SS}	Ground	N/A	N/A	Ground.
NC	No Connect	N/A	N/A	NC pins are not electrically connected to the device.
ZZ	Sleep Mode	I	HIGH	Asynchronous sleep mode input. ZZ HIGH will gate the CLK internally and power down the IDT71V67613/7813 to its lowest power consumption level. Data retention is guaranteed in Sleep Mode.

NOTE:

5312tbl 02

- All synchronous inputs must meet specified setup and hold times with respect to CLK.

Functional Block Diagram



5312 drw 01

Absolute Maximum Ratings⁽¹⁾

Symbol	Rating	Commercial	Unit
V _{TERM} ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
V _{TERM} ^(3,6)	Terminal Voltage with Respect to GND	-0.5 to V _{DD}	V
V _{TERM} ^(4,6)	Terminal Voltage with Respect to GND	-0.5 to V _{DD} +0.5	V
V _{TERM} ^(5,6)	Terminal Voltage with Respect to GND	-0.5 to V _{DDQ} +0.5	V
T _A ⁽⁷⁾	Operating Temperature	-0 to +70	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	°C
T _{STG}	Storage Temperature	-55 to +125	°C
P _T	Power Dissipation	2.0	W
I _{OUT}	DC Output Current	50	mA

NOTES:

5312 tbl 03

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. V_{DD} terminals only.
3. V_{DDQ} terminals only.
4. Input terminals only.
5. I/O terminals only.
6. This is a steady-state DC parameter that applies after the power supplies have ramped up. Power supply sequencing is not necessary; however, the voltage on any input or I/O pin cannot exceed V_{DDQ} during power supply ramp up.
7. T_A is the "instant on" case temperature.

Recommended Operating Temperature and Supply Voltage

Grade	Temperature ⁽¹⁾	V _{SS}	V _{DD}	V _{DDQ}
Commercial	0°C to +70°C	0V	3.3V±5%	3.3V±5%

NOTE:

1. T_A is the "instant on" case temperature.

5312 tbl 04

Recommended DC Operating Conditions (V_{DDQ} = 3.3V)

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{DD}	Core Supply Voltage	3.135	3.3	3.465	V
V _{DDQ}	I/O Supply Voltage	3.135	3.3	3.465	V
V _{SS}	Supply Voltage	0	0	0	V
V _{IH}	Input High Voltage - Inputs	2.0	—	V _{DD} +0.3	V
V _{IL}	Input High Voltage - I/O	2.0	—	V _{DDQ} +0.3	V
V _{IL}	Input Low Voltage	-0.3 ⁽¹⁾	—	0.8	V

5312 tbl 05

NOTE:

1. V_{IL} (min) = -1.0V for pulse width less than t_{CYC/2}, once per cycle.

**100-Pin TQFP Capacitance
(T_A = +25°C, f = 1.0MHz)**

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 3dV	5	pF
C _{IO}	I/O Capacitance	V _{OUT} = 3dV	7	pF

5312 tbl 07

**119 BGA Capacitance
(T_A = +25°C, f = 1.0MHz)**

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 3dV	7	pF
C _{IO}	I/O Capacitance	V _{OUT} = 3dV	7	pF

5312 tbl 07a

NOTE:


1. This parameter is guaranteed by device characterization, but not production tested.

**165 fBGA Capacitance
(T_A = +25°C, f = 1.0MHz)**

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 3dV	TDB	pF
C _{IO}	I/O Capacitance	V _{OUT} = 3dV	TDB	pF

5312 tbl 07b

Pin Configuration – 256K x 36, 100-Pin TQFP




Top View

NOTES:

1. Pin 14 can either be directly connected to VDD, or connected to an input voltage $\geq V_{IH}$, or left unconnected.
2. Pin 64 can be left unconnected and the device will always remain in active mode.

Pin Configuration – 512K x 18, 100-Pin TQFP



Top View

NOTES:

1. Pin 14 can either be directly connected to V_{DD}, or connected to an input voltage $\geq V_{IH}$, or left unconnected.
2. Pin 64 can be left unconnected and the device will always remain in active mode.

Pin Configuration – 256K x 36, 119 BGA

	1	2	3	4	5	6	7
A	VDDQ	A6	A4	ADSP	A8	A16	VDDQ
B	NC	CS ₀ ⁽⁴⁾	A3	ADSC	A9	A17	NC
C	NC	A7	A2	VDD	A12	A15	NC
D	I/O16	I/O ³	VSS	NC	VSS	I/O ²	I/O ¹⁵
E	I/O ¹⁷	I/O ¹⁸	VSS	CE	VSS	I/O ¹³	I/O ¹⁴
F	VDDQ	I/O ¹⁹	VSS	OE	VSS	I/O ¹²	VDDQ
G	I/O ²⁰	I/O ²¹	BW ³	ADV	BW ²	I/O ¹¹	I/O ¹⁰
H	I/O ²²	I/O ²³	VSS	GW	VSS	I/O ⁹	I/O ⁸
J	VDDQ	VDD	NC	VDD	NC	VDD	VDDQ
K	I/O ²⁴	I/O ²⁶	VSS	CLK	VSS	I/O ⁶	I/O ⁷
L	I/O ²⁵	I/O ²⁷	BW ⁴	NC	BW ¹	I/O ⁴	I/O ⁵
M	VDDQ	I/O ²⁸	VSS	BWE	VSS	I/O ³	VDDQ
N	I/O ²⁹	I/O ³⁰	VSS	A1	VSS	I/O ²	I/O ¹
P	I/O ³¹	I/O ⁴	VSS	A0	VSS	I/O ⁰	I/O ¹
R	NC	A ⁵	LBO	VDD	VDD / NC ⁽¹⁾	A ¹³	NC
T	NC	NC	A ¹⁰	A ¹¹	A ¹⁴	NC	ZZ ⁽²⁾
U	VDDQ	TMS	TDI	TCK	TDO	TRST ⁽³⁾	VDDQ

5312 drw 04

Top View

Pin Configuration – 512K x 18, 119 BGA

	1	2	3	4	5	6	7
A	VDDQ	A6	A4	ADSP	A8	A16	VDDQ
B	NC	CS ₀ ⁽⁴⁾	A3	ADSC	A9	A18	NC
C	NC	A7	A2	VDD	A13	A17	NC
D	I/O ⁸	NC	VSS	NC	VSS	I/O ⁷	NC
E	NC	I/O ⁹	VSS	CE	VSS	NC	I/O ⁶
F	VDDQ	NC	VSS	OE	VSS	I/O ⁵	VDDQ
G	NC	I/O ¹⁰	BW ²	ADV	VSS	NC	I/O ⁴
H	I/O ¹¹	NC	VSS	GW	VSS	I/O ³	NC
J	VDDQ	VDD	NC	VDD	NC	VDD	VDDQ
K	NC	I/O ¹²	VSS	CLK	VSS	NC	I/O ²
L	I/O ¹³	NC	VSS	NC	BW ¹	I/O ¹	NC
M	VDDQ	I/O ¹⁴	VSS	BWE	VSS	NC	VDDQ
N	I/O ¹⁵	NC	VSS	A1	VSS	I/O ⁰	NC
P	NC	I/O ²	VSS	A0	VSS	NC	I/O ¹
R	NC	A ⁵	LBO	VDD	VDD / NC ⁽¹⁾	A ¹²	NC
T	NC	A ¹⁰	A ¹⁵	NC	A ¹⁴	A ¹¹	ZZ ⁽²⁾
U	VDDQ	TMS	TDI	TCK	TDO	TRST ⁽³⁾	VDDQ

5312 drw 05

Top View

NOTES:

- R5 can either be directly connected to VDD, or connected to an input voltage $\geq V_{IH}$, or left unconnected.
- T7 can be left unconnected and the device will always remain in active mode.
- Pin U6 will be internally pulled to VDD if not actively driven. To disable the TAP controller without interfering with normal operation, TRST should be tied low and TCK, TDI and TMS should be pulled through a resistor to 3.3V. TDO should be left unconnected.
- On future 18M devices CS₀ will be removed, B2 will be used for address expansion.

Pin Configuration – 256K x 36, 165 fBGA

	1	2	3	4	5	6	7	8	9	10	11
A	NC ⁽³⁾	A7	\overline{CE}	\overline{BW}_3	\overline{BW}_2	\overline{CS}_1	\overline{BWE}	\overline{ADSC}	\overline{ADV}	A8	NC
B	NC	A6	CS0	\overline{BW}_4	\overline{BW}_1	CLK	\overline{GW}	\overline{OE}	\overline{ADSP}	A9	NC ⁽³⁾
C	I/O3	NC	VDDQ	VSS	VSS	VSS	VSS	VDDQ	NC	I/O2	
D	I/O17	I/O16	VDDQ	VDD	VSS	VSS	VSS	VDDQ	I/O15	I/O14	
E	I/O19	I/O18	VDDQ	VDD	VSS	VSS	VDD	VDDQ	I/O13	I/O12	
F	I/O21	I/O20	VDDQ	VDD	VSS	VSS	VDD	VDDQ	I/O11	I/O10	
G	I/O23	I/O22	VDDQ	VDD	VSS	VSS	VDD	VDDQ	I/O9	I/O8	
H	VDD ⁽¹⁾	NC	NC	VDD	VSS	VSS	VDD	NC	NC	ZZ ⁽²⁾	
J	I/O25	I/O24	VDDQ	VDD	VSS	VSS	VDD	VDDQ	I/O7	I/O6	
K	I/O27	I/O26	VDDQ	VDD	VSS	VSS	VDD	VDDQ	I/O5	I/O4	
L	I/O29	I/O28	VDDQ	VDD	VSS	VSS	VDD	VDDQ	I/O3	I/O2	
M	I/O31	I/O30	VDDQ	VDD	VSS	VSS	VDD	VDDQ	I/O1	I/O0	
N	I/O4	NC	VDDQ	VSS	NC	NC ⁽³⁾	NC	VSS	VDDQ	NC	I/O1
P	NC	NC ⁽³⁾	A5	A2	TDI	A1	TDO	A10	A13	A14	A17
R	\overline{LBO}	NC ⁽³⁾	A4	A3	TMS	A0	TCK	A11	A12	A15	A16

5312tbl 17a

Pin Configuration – 512K x 18, 165 fBGA

	1	2	3	4	5	6	7	8	9	10	11
A	NC ⁽³⁾	A7	\overline{CE}	\overline{BW}_2	NC	\overline{CS}_1	\overline{BWE}	\overline{ADSC}	\overline{ADV}	A8	A10
B	NC	A6	CS0	NC	\overline{BW}_1	CLK	\overline{GW}	\overline{OE}	\overline{ADSP}	A9	NC ⁽³⁾
C	NC	NC	VDDQ	VSS	VSS	VSS	VSS	VDDQ	NC	I/O1	
D	NC	I/O8	VDDQ	VDD	VSS	VSS	VDD	VDDQ	NC	I/O7	
E	NC	I/O9	VDDQ	VDD	VSS	VSS	VDD	VDDQ	NC	I/O6	
F	NC	I/O10	VDDQ	VDD	VSS	VSS	VDD	VDDQ	NC	I/O5	
G	NC	I/O ₁₁	VDDQ	VDD	VSS	VSS	VDD	VDDQ	NC	I/O4	
H	VDD ⁽¹⁾	NC	NC	VDD	VSS	VSS	VDD	NC	NC	ZZ ⁽²⁾	
J	I/O12	NC	VDDQ	VDD	VSS	VSS	VDD	VDDQ	I/O3	NC	
K	I/O13	NC	VDDQ	VDD	VSS	VSS	VDD	VDDQ	I/O2	NC	
L	I/O14	NC	VDDQ	VDD	VSS	VSS	VDD	VDDQ	I/O1	NC	
M	I/O15	NC	VDDQ	VDD	VSS	VSS	VDD	VDDQ	I/O0	NC	
N	I/O2	NC	VDDQ	VSS	NC	NC ⁽³⁾	NC	VSS	VDDQ	NC	NC
P	NC	NC ⁽³⁾	A5	A2	TDI	A1	TDO	A11	A14	A15	A18
R	\overline{LBO}	NC ⁽³⁾	A4	A3	TMS	A0	TCK	A12	A13	A16	A17

5312tbl 17b

NOTES:

- H1 can either be directly connected to VDD, or connected to an input voltage $\geq V_{IH}$, or left unconnected.
- H11 can be left unconnected and the device will always remain in active mode.
- Pin N6, B11, A1, R2 and P2 are reserved for 18M, 36M, 72M, and 144M and 288M respectively.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range ($V_{DD} = 3.3V \pm 5\%$)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
$ I_{IL} $	Input Leakage Current	$V_{DD} = \text{Max.}$, $V_{IN} = 0V$ to V_{DD}	—	5	μA
$ I_{LZ }$	ZZ and $\overline{LB_O}$ Input Leakage Current ⁽¹⁾	$V_{DD} = \text{Max.}$, $V_{IN} = 0V$ to V_{DD}	—	30	μA
$ I_{LO} $	Output Leakage Current	$V_{OUT} = 0V$ to V_{DD} , Device Deselected	—	5	μA
V_{OL}	Output Low Voltage	$I_{OL} = +8mA$, $V_{DD} = \text{Min.}$	—	0.4	V
V_{OH}	Output High Voltage	$I_{OH} = -8mA$, $V_{DD} = \text{Min.}$	2.4	—	V

NOTE:

5312 tbl 08

1. The $\overline{LB_O}$ pin will be internally pulled to V_{DD} if it is not actively driven in the application and the ZZ pin will be internally pulled to V_{SS} if not actively driven.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽¹⁾

Symbol	Parameter	Test Conditions	200MHz	183MHz	Unit
I_{DD}	Operating Power Supply Current	Device Selected, Outputs Open, $V_{DD} = \text{Max.}$, $V_{DDQ} = \text{Max.}$, $V_{IN} \geq V_{IH}$ or $\leq V_{IL}$, $f = f_{MAX}^{(2)}$	360	340	mA
I_{SB1}	CMOS Standby Power Supply Current	Device Deselected, Outputs Open, $V_{DD} = \text{Max.}$, $V_{DDQ} = \text{Max.}$, $V_{IN} \geq V_{HD}$ or $\leq V_{LD}$, $f = 0^{(2,3)}$	40	40	mA
I_{SB2}	Clock Running Power Supply Current	Device Deselected, Outputs Open, $V_{DD} = \text{Max.}$, $V_{DDQ} = \text{Max.}$, $V_{IN} \geq V_{HD}$ or $\leq V_{LD}$, $f = f_{MAX}^{(2,3)}$	160	155	mA
I_{ZZ}	Full Sleep Mode Supply Current	$ZZ \geq V_{HD}$, $V_{DD} = \text{Max.}$	40	40	mA

NOTES:

5312 tbl 09

- All values are maximum guaranteed values.
- At $f = f_{MAX}$, inputs are cycling at the maximum frequency of read cycles of $1/t_{cyc}$ while $\overline{ADSC} = \text{LOW}$; $f=0$ means no input lines are changing.
- For I/Os $V_{HD} = V_{DDQ} - 0.2V$, $V_{LD} = 0.2V$. For other inputs $V_{HD} = V_{DD} - 0.2V$, $V_{LD} = 0.2V$.

AC Test Conditions ($V_{DDQ} = 3.3V$)

Input Pulse Levels	0 to 3V
Input Rise/Fall Times	2ns
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V
AC Test Load	See Figure 1

5312 tbl 10

AC Test Load




Figure 1. AC Test Load




Figure 2. Lumped Capacitive Load, Typical Derating

Synchronous Truth Table^(1,3)

Operation	Address Used	\overline{CE}	\overline{CS}_0	\overline{CS}_1	\overline{ADSP}	\overline{ADSC}	\overline{ADV}	\overline{GW}	\overline{BWE}	\overline{BWx}	\overline{OE} (2)	CLK	I/O	
Deselected Cycle, Power Down	None	H	X	X	X	L	X	X	X	X	X	-	Hi-Z	
Deselected Cycle, Power Down	None	L	X	H	L	X	X	X	X	X	X	-	Hi-Z	
Deselected Cycle, Power Down	None	L	L	X	L	X	X	X	X	X	X	-	Hi-Z	
Deselected Cycle, Power Down	None	L	X	H	X	L	X	X	X	X	X	-	Hi-Z	
Deselected Cycle, Power Down	None	L	L	X	X	L	X	X	X	X	X	-	Hi-Z	
Read Cycle, Begin Burst	External	L	H	L	L	X	X	X	X	X	L	-	DOUT	
Read Cycle, Begin Burst	External	L	H	L	L	X	X	X	X	X	H	-	Hi-Z	
Read Cycle, Begin Burst	External	L	H	L	H	L	X	H	H	X	L	-	DOUT	
Read Cycle, Begin Burst	External	L	H	L	H	L	X	H	L	H	L	-	DOUT	
Read Cycle, Begin Burst	External	L	H	L	H	L	X	H	L	H	H	-	Hi-Z	
Write Cycle, Begin Burst	External	L	H	L	H	L	X	H	L	L	X	-	DIN	
Write Cycle, Begin Burst	External	L	H	L	H	L	X	L	X	X	X	-	DIN	
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	H	H	X	L	-	DOUT	
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	H	H	X	H	-	Hi-Z	
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	H	X	H	L	-	DOUT	
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	H	X	H	H	-	Hi-Z	
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	H	H	X	L	-	DOUT	
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	H	H	X	H	-	Hi-Z	
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	H	H	X	H	-	DOUT	
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	H	H	X	H	-	Hi-Z	
Write Cycle, Continue Burst	Next	X	X	X	H	H	L	H	L	L	X	-	DIN	
Write Cycle, Continue Burst	Next	X	X	X	H	H	L	L	X	X	X	-	DIN	
Write Cycle, Continue Burst	Next	H	X	X	X	H	L	H	L	L	X	-	DIN	
Write Cycle, Continue Burst	Next	H	X	X	X	H	L	L	X	X	X	-	DIN	
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	H	X	L	-	DOUT	
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	H	X	H	-	Hi-Z	
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	H	X	H	-	DOUT	
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	H	X	H	-	Hi-Z	
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	H	X	L	-	DOUT
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	H	X	H	-	Hi-Z
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	H	X	H	-	DOUT
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	H	X	H	-	Hi-Z
Write Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	H	L	L	X	-	DIN
Write Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	H	L	X	X	-	DIN
Write Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	L	L	X	-	DIN
Write Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	L	L	X	-	DIN

NOTES:

1. L = V_{IL} , H = V_{IH} , X = Don't Care.
2. \overline{OE} is an asynchronous input.
3. ZZ = low for this table.

5312tbl11

Synchronous Write Function Truth Table^(1,2)

Operation	\overline{GW}	\overline{BWE}	\overline{BW}_1	\overline{BW}_2	\overline{BW}_3	\overline{BW}_4
Read	H	H	X	X	X	X
Read	H	L	H	H	H	H
Write all Bytes	L	X	X	X	X	X
Write all Bytes	H	L	L	L	L	L
Write Byte 1 ⁽³⁾	H	L	L	H	H	H
Write Byte 2 ⁽³⁾	H	L	H	L	H	H
Write Byte 3 ⁽³⁾	H	L	H	H	L	H
Write Byte 4 ⁽³⁾	H	L	H	H	H	L

5312 Ibl 12

NOTES:

1. L = V_{IL} , H = V_{IH} , X = Don't Care.
2. \overline{BW}_3 and \overline{BW}_4 are not applicable for the IDT71V67813.
3. Multiple bytes may be selected during the same cycle.

Asynchronous Truth Table⁽¹⁾

Operation ⁽²⁾	\overline{OE}	\overline{ZZ}	I/O Status	Power
Read	L	L	Data Out	Active
Read	H	L	High-Z	Active
Write	X	L	High-Z - Data In	Active
Deselected	X	L	High-Z	Standby
Sleep Mode	X	H	High-Z	Sleep

5312 Ibl 13

NOTES:

1. L = V_{IL} , H = V_{IH} , X = Don't Care.
2. Synchronous function pins must be biased appropriately to satisfy operation requirements.

Interleaved Burst Sequence Table ($\overline{LBO}=\overline{VDD}$)

	Sequence 1		Sequence 2		Sequence 3		Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	0	0	1	1	1	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address ⁽¹⁾	1	1	1	0	0	1	0	0

5312 Ibl 14

NOTE:

1. Upon completion of the Burst sequence the counter wraps around to its initial state.

Linear Burst Sequence Table ($\overline{LBO}=\overline{Vss}$)

	Sequence 1		Sequence 2		Sequence 3		Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	1	0	1	1	0	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address ⁽¹⁾	1	1	0	0	0	1	1	0

5312 Ibl 15

NOTE:

1. Upon completion of the Burst sequence the counter wraps around to its initial state.

AC Electrical Characteristics

($V_{DD} = 3.3V \pm 5\%$, $TA = 0$ to $70^\circ C$)


Symbol	Parameter	200MHz		183MHz		Unit
		Min.	Max.	Min.	Max.	
t _{CYC}	Clock Cycle Time	5	—	5.5	—	ns
t _{CH} ⁽¹⁾	Clock High Pulse Width	2	—	2.2	—	ns
t _{CL} ⁽¹⁾	Clock Low Pulse Width	2	—	2.2	—	ns
Output Parameters						
t _{CD}	Clock High to Valid Data	—	3.1	—	3.3	ns
t _{CDC}	Clock High to Data Change	1.0	—	1.0	—	ns
t _{CLZ} ⁽²⁾	Clock High to Output Active	0	—	0	—	ns
t _{CHZ} ⁽²⁾	Clock High to Data High-Z	1.5	3.1	1.5	3.3	ns
t _{OE}	Output Enable Access Time	—	3.1	—	3.3	ns
t _{OLZ} ⁽²⁾	Output Enable Low to Output Active	0	—	0	—	ns
t _{OHZ} ⁽²⁾	Output Enable High to Output High-Z	—	3.1	—	3.3	ns
Set Up Times						
t _{SA}	Address Setup Time	1.2	—	1.5	—	ns
t _{SS}	Address Status Setup Time	1.2	—	1.5	—	ns
t _{SD}	Data In Setup Time	1.2	—	1.5	—	ns
t _{SW}	Write Setup Time	1.2	—	1.5	—	ns
t _{SAV}	Address Advance Setup Time	1.2	—	1.5	—	ns
t _{SC}	Chip Enable/Select Setup Time	1.2	—	1.5	—	ns
Hold Times						
t _{HA}	Address Hold Time	0.4	—	0.5	—	ns
t _{HS}	Address Status Hold Time	0.4	—	0.5	—	ns
t _{HD}	Data In Hold Time	0.4	—	0.5	—	ns
t _{HW}	Write Hold Time	0.4	—	0.5	—	ns
t _{HAV}	Address Advance Hold Time	0.4	—	0.5	—	ns
t _{HC}	Chip Enable/Select Hold Time	0.4	—	0.5	—	ns
Sleep Mode and Configuration Parameters						
t _{ZPW}	ZZ Pulse Width	100	—	100	—	ns
t _{ZZR} ⁽³⁾	ZZ Recovery Time	100	—	100	—	ns
t _{CFG} ⁽⁴⁾	Configuration Set-up Time	20	—	22	—	ns

5312 tbl 16

NOTES:

1. Measured as HIGH above V_{IH} and LOW below V_{IL} .
2. Transition is measured $\pm 200mV$ from steady-state.
3. Device must be deselected when powered-up from sleep mode.
4. t_{CFG} is the minimum time required to configure the device based on the \overline{LBO} input. \overline{LBO} is a static input and must not change during normal operation.


Timing Waveform of Pipelined Read Cycle^(1,2)



NOTES:

1. O1 (Ax) represents the first output from the external address Ax. O1 (Ay) represents the next output data in the burst sequence of the base address Ay, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the \overline{LBO} input.
2. ZZ input is LOW and \overline{LBO} is Don't Care for this cycle.
3. CS0 timing transitions are identical but inverted to the \overline{CE} and $\overline{CS1}$ signals. For example, when \overline{CE} and $\overline{CS1}$ are LOW on this waveform, CS0 is HIGH.


Timing Waveform of Combined Pipelined Read and Write Cycles^(1,2,3)



NOTES:

1. Device is selected through entire cycle; \overline{CE} and \overline{CS}_1 are LOW, CS_0 is HIGH.
2. ZZ input is LOW and LBO is Don't Care for this cycle.
3. $O_1(A_y)$ represents the first output from the external address A_y ; $O_1(A_z)$ represents the first output from the external address A_z , etc. where A_0 and A_1 are advancing for the four word burst in the sequence defined by the state of the \overline{LBG} input.


Timing Waveform of Write Cycle No. 1 — $\overline{\text{GW}}$ Controlled^(1,2,3)



NOTES:

1. ZZ input is LOW, $\overline{\text{BWE}}$ is HIGH and $\overline{\text{BO}}$ is Don't Care for this cycle.
2. $O4(\text{Aw})$ represents the final output data in the burst sequence of the base address Aw. $I1(\text{Ay})$ represents the first input from the external address Aw. $I1(\text{Ay})$ represents the first input from the external address Ay. $I2(\text{Ay})$ represents the next input data in the burst sequence of the base address Ay, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the $\overline{\text{BO}}$ input. In the case of input 12 (Ay) this data is valid for two cycles because $\overline{\text{ADV}}$ is high and has suspended the burst.
3. CS0 timing transitions are identical but inverted to the $\overline{\text{CE}}$ and $\overline{\text{CS}_1}$ signals. For example, when $\overline{\text{CE}}$ and $\overline{\text{CS}_1}$ are LOW on this waveform, CS0 is HIGH.


Timing Waveform of Write Cycle No. 2 — Byte Controlled^(1,2,3)



NOTES:

1. ZZ input is LOW, \overline{GW} is HIGH and \overline{IBO} is Don't Care for this cycle.
2. O4 (Aw) represents the final output data in the burst sequence of the base address Aw. I1 (Ax) represents the first input from the external address Ax. I1 (Ay) represents the first input from the external address Ay; I2 (Ay) represents the next input data in the burst sequence of the base address Ay, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the \overline{IBO} input. In the case of input I2 (Ay) this data is valid for two cycles because \overline{ADV} is high and has suspended the burst.
3. CS0 timing transitions are identical but inverted to the \overline{CE} and $\overline{CS1}$ signals. For example, when \overline{CE} and $\overline{CS1}$ are LOW on this waveform, CS0 is HIGH.


Timing Waveform of Sleep (ZZ) and Power-Down Modes^(1,2,3)



NOTES:

1. Device must power up in deselected Mode
2. \overline{LBO} Is Don't Care for this cycle.
3. It is not necessary to retain the state of the input registers throughout the Power-down cycle.
4. CS0 timing transitions are identical but inverted to the \overline{CE} and $\overline{CS1}$ signals. For example, when CE and CS1 are LOW on this waveform, CS0 is HIGH.

Non-Burst Read Cycle Timing Waveform




NOTES:

1. ZZ input is LOW, ADV is HIGH and LBO is Don't Care for this cycle.
2. (Ax) represents the data for address Ax, etc.
3. For read cycles, ADSP and ADSC function identically and are therefore interchangeable.

5312 drw 14

Non-Burst Write Cycle Timing Waveform





NOTES:



1. ZZ input is LOW, ADV and OE are HIGH, and LBO is Don't Care for this cycle.
2. (Ax) represents the data for address Ax, etc.
3. Although only GW writes are shown, the functionality of BWE and BWx together is the same as GW.
4. For write cycles, ADSP and ADSC have different limitations.

5312 drw 15



100-Pin Thin Plastic Quad Flatpack (TQFP) Package Diagram Outline




119 Ball Grid Array (BGA) Package Diagram Outline



165 Fine Pitch Ball Grid Array (fBGA) Package Diagram Outline



Ordering Information



5312 drw 13

Datasheet Document History

12/31/99		Created datasheet from 71V676 and 71V678 datasheets. I/O voltage and speed grade offerings have been split into separate part numbers. See the following datasheets for: <table><tr><td>3.3V I/O, 133–166MHz</td><td>71V67603</td></tr><tr><td>2.5V I/O, 133–166MHz</td><td>71V67602</td></tr><tr><td>3.3V I/O, 183–200MHz</td><td>71V67613</td></tr><tr><td>2.5V I/O, 183–200MHz</td><td>71V67612</td></tr></table>	3.3V I/O, 133–166MHz	71V67603	2.5V I/O, 133–166MHz	71V67602	3.3V I/O, 183–200MHz	71V67613	2.5V I/O, 183–200MHz	71V67612
3.3V I/O, 133–166MHz	71V67603									
2.5V I/O, 133–166MHz	71V67602									
3.3V I/O, 183–200MHz	71V67613									
2.5V I/O, 183–200MHz	71V67612									
04/26/00	Pg. 4	Add capacitance for BGA package; Insert clarification note to Absolute Max Ratings and Recommended Operating Temperature tables.								
	Pg. 7	Replace Pin U6 with TRST pin in BGA pin configuration; Add pin description note in pinout								
	Pg. 18	Inserted 100 pin TQFP Package Diagram Outline								
05/24/00	Pg. 1,4,8,21	Add new package offering, 13 x 15, 165 fBGA 22								
	Pg. 5,6,7,8	Correct note 2 on BGA and TQFP pin configuration								
	Pg. 20	Correction in the BGA Package Diagram Outline								
07/12/00	Pg. 5,6,8	Remove note from TQFP and BQ165 pinouts								
	Pg. 7	Add/Remove reference note from BG119 pinout								
	Pg. 20	Update BG119 package diagram outline dimensions								
07/16/01	Pg. 9	Updated ISB2 levels for 200 Mhz - 183 Mhz								



CORPORATE HEADQUARTERS
2975 Stender Way
Santa Clara, CA 95054

for SALES:
800-345-7015 or 408-727-6116
fax: 408-492-8674
www.idt.com

for Tech Support:
sramhelp@idt.com
800-544-7726, x4033

The IDT logo is a registered trademark of Integrated Device Technology, Inc.