

PRELIMINARY

DESCRIPTION:


The DP3ED16MX64RSW5 is the 16 Meg x 64, 3.3 Volt, EDO Dynamic RAM module that utilize the new and innovative space saving TSOP stacking technology. The module is constructed of eight Dynamic RAM stacks each consisting of two 16Meg x 4 Dynamic RAM's which are surface mounted on an industry standard 144-pin SODIMM substrate. The DP3ED16MX64RSW5 provides for a compatible upgrade path from lower density JEDEC compatible modules. The module features high speed access times, common data inputs and outputs, with power decoupling capacitors.

FEATURES:

- Access Times:
 - 50, 60ns (max.)
- Single 3.3V±0.3V Supply
- Common Data Inputs and Outputs
- EDO / Fast Page Mode Capability
- 4K/8K Refresh Capability
- 3 variations of Refresh:
 - RAS only Refresh
 - CAS before RAS Refresh
 - Hidden Refresh
- Serial-Presence-Detect (SPD)
- LVTTTL Compatible Inputs & Output
- JEDEC Standard:
 - 144-Pin SODIMM
 - 2.662 x 1.150 x 0.250
 - (Lead Pitch = 0.8mm)

PIN NAMES	
A0 - A11	Row Address: A0 - A11 Column Address: A0 - A11 Refresh Address: A0 - A11
A0 - A12*	Row Address: A0 - A12 Column Address: A0 - A10 Refresh Address: A0 - A12
DQ0 - DQ63	Data In / Data Out
CAS0 - CAS7	Column Address Strobes
RAS0	Row Address Strobe
WE	Read / Write Enables
OE	Output Enables
Vcc	Power Supply (+3.3V)
Vss	Ground
SDA	Serial Data Address Input/Output for Presence-Detect
SCL	Serial Clock for Presence-Detect
N.C.	No Connect

* For 8K Refresh only.



PIN-OUT			
VSS	1	2	VSS
DQ0	3	4	DQ32
DQ1	5	6	DQ33
DQ2	7	8	DQ34
DQ3	9	10	DQ35
VDD	11	12	VDD
DQ4	13	14	DQ36
DQ5	15	16	DQ37
DQ6	17	18	DQ38
DQ7	19	20	DQ39
VSS	21	22	VSS
CAS0	23	24	CAS4
CAS1	25	26	CAS5
VDD	27	28	VDD
A0	29	30	A3
A1	31	32	A4
A2	33	34	A5
VSS	35	36	VSS
DQ8	37	38	DQ40
DQ9	39	40	DQ41
DQ10	41	42	DQ42
DQ11	43	44	DQ43
VDD	45	46	VDD
DQ12	47	48	DQ44
DQ13	49	50	DQ45
DQ14	51	52	DQ46
DQ15	53	54	DQ47
VSS	55	56	VSS
N.C.	57	58	N.C.
N.C.	59	60	N.C.
N.C.	61	62	N.C.
VDD	63	64	VDD
N.C.	65	66	N.C.
WE	67	68	N.C.
RAS0	69	70	N.C.
N.C.	71	72	N.C.
OE	73	74	N.C.
VSS	75	76	VSS
N.C.	77	78	N.C.
N.C.	79	80	N.C.
VDD	81	82	VDD
DQ16	83	84	DQ48
DQ17	85	86	DQ49
DQ18	87	88	DQ50
DQ19	89	90	DQ51
VSS	91	92	VSS
DQ20	93	94	DQ52
DQ21	95	96	DQ53
DQ22	97	98	DQ54
DQ23	99	100	DQ55
VDD	101	102	VDD
A6	103	104	A7
A8	105	106	A11
VSS	107	108	VSS
A9	109	110	A12
A10	111	112	A13
VDD	113	114	VDD
CAS2	115	116	CAS6
CAS3	117	118	CAS7
VSS	119	120	VSS
DQ24	121	122	DQ56
DQ25	123	124	DQ57
DQ26	125	126	DQ58
DQ27	127	128	DQ59
VDD	129	130	VDD
DQ28	131	132	DQ60
DQ29	133	134	DQ61
DQ30	135	136	DQ62
DQ31	137	138	DQ63
VSS	139	140	VSS
SDA	141	142	SDA
VDD	143	144	VDD

PRELIMINARY

RECOMMENDED OPERATING CONDITIONS					
Symbol	Parameter	Min.	Typ.	Max.	Units
V _{CC}	Supply Voltage	3.0	3.3	3.6	V
V _{IL}	Input Low Voltage	-0.3		0.8	V
V _{IH}	Input High Voltage	2.0		V _{CC} +0.3	V
T _A	Operating Temperature	0	+25	+70	°C

NOTE: All voltages referenced to V_{SS}

ABSOLUTE MAXIMUM RATINGS			
Symbol	Parameter	Value	Units
T _{STC}	Storage Temperature	-55 to +125	°C
V _{I/O}	Voltage on Any Pin	-0.5 to min. (V _{CC} +0.5, 4.6)	V
V _{CC}	V _{CC} Supply Voltage	-0.5 to +4.6	V
I _{OUT}	Output Current	50	mA


CAPACITANCE: t _A = 25°C, f = 1MHz				
Symbol	Parameter	Max	Unit	Condition
C _{ADR}	Address Input	90	pF	V _{IN} = 0V
C _{CAS}	CAS Input	25		
C _{RAS}	RAS Input	70		
C _{WE/OE}	Write Enable/ Output Enable	70		
C _{I/O}	Data Input/Output	15		

AC TEST CONDITIONS	
Input Pulse Levels	0V to 2.4V
Input Pulse Rise and Fall Times	5ns *
Input Timing Reference Levels	1.2V
Output Timing Reference Levels	1.2V

* Transition measured between 0.8V and 2.0V.

OUTPUT LOAD		
Load	CL	Parameters Measured
1	100pF	except t _{AZ}
2	5pF	t _{AZ}

Figure 1. Output Load
** Including Scope and Jig Capacitance.



DC OPERATING CHARACTERISTICS							
Symbol	Characteristic	Conditions	50ns		60ns		Units
			Min.	Max.	Min.	Max.	
I _{IN}	Input Leakage Current	$\overline{\text{CAS}}$, $\overline{\text{RAS}}$, $\overline{\text{WE}}$, A0 - A11, B0	-10	+10	-10	+10	μA
I _{OUT}	Output Leakage Current		-5	+5	-5	+5	μA
I _{CC1}	Operating Current	$\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ cycling @ t _{RC} = min.		2400		2240	mA
I _{CC2}	Standby Current	$\overline{\text{RAS}} = \overline{\text{CAS}} = \overline{\text{WE}} = V_{IH}$		16		16	mA
I _{CC3}	$\overline{\text{RAS}}$ - Only Refresh Current	$\overline{\text{CAS}} = V_{IH}$, $\overline{\text{RAS}}$ Cycling @ t _{RC} = min.		2400		2240	mA
I _{CC4}	Extended Data Out Mode	$\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ Cycling @ t _{RC} = min.		1920		1760	mA
I _{CC5}	Standby Current	$\overline{\text{RAS}} = \overline{\text{CAS}} = \overline{\text{WE}} = V_{CC}-0.2V$		8		8	mA
I _{CC6}	$\overline{\text{CAS}}$ - Before - $\overline{\text{RAS}}$ Refresh Current	$\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ Cycling @ t _{RC} = min.		2400		2240	mA
V _{OL}	Output Low Voltage	I _{OL} = 2.0mA		0.4		0.4	V
V _{OH}	Output High Voltage	I _{OH} = -2mA	2.4		2.4		V

PRELIMINARY

A.C. OPERATING AND CHARACTERISTICS ($V_{CC} = 3.3V \pm 0.3V$, $T_A = 0^\circ C$ to $70^\circ C$)							
No.	Symbol	Parameter	50ns		60ns		Unit
			Min.	Max.	Min.	Max.	
1	t_{RC}	Random Read or Write Cycle Time	90		110		ns
2	t_{RWC}	Read Modify Write Cycle Time	128		153		ns
3	t_{RAC}	Access Time from \overline{RAS} ^{3, 4, 10}		50		60	ns
4	t_{CAC}	Access Time from \overline{CAS} ^{3, 4, 5}		13		15	ns
5	t_{AA}	Access Time from Column Address ^{3, 10}		25		30	ns
6	t_{CLZ}	\overline{CAS} to Output in LOW-Z ³	3		3		ns
7	t_{CEZ}	Output Buffer Turn-Off Delay From \overline{CAS} ^{6, 11}	3	13	3	13	ns
8	t_{OLZ}	\overline{OE} to Output in LOW-Z ³	3		3		ns
9	t_T	Transition Time (rise and fall) ²	1	50	1	50	ns
10	t_{RP}	\overline{RAS} Precharge Time	30		40		ns
11	t_{RAS}	\overline{RAS} Pulse Width	50	10,000	60	10,000	ns
12	t_{RSH}	\overline{RAS} Hold Time	8		10		ns
13	t_{CSH}	\overline{CAS} Hold Time	38		40		ns
14	t_{CAS}	\overline{CAS} Pulse Width ¹²	8	10,000	10	10,000	ns
15	t_{RCD}	\overline{RAS} to \overline{CAS} Delay Time ⁴	17	37	20	45	ns
16	t_{RAD}	\overline{RAS} to Column Address Delay Time ¹⁰	12	25	15	30	ns
17	t_{CRP}	\overline{CAS} to \overline{RAS} Precharge Time	5		5		ns
18	t_{ASR}	Row Address Setup Time	0		0		ns
19	t_{RAH}	Row Address Hold Time	7		10		ns
20	t_{ASC}	Column Address Setup Time	0		0		ns
21	t_{CAH}	Column Address Hold Time	7		10		ns
22	t_{RAL}	Column Address to \overline{RAS} Lead Time	25		30		ns
23	t_{RCS}	Read Command Setup Time	0		0		ns
24	t_{RCH}	Read Command Hold Time Referenced to \overline{CAS} ⁸	0		0		ns
25	t_{RRH}	Read Command Hold Time Referenced to \overline{RAS} ⁸	0		0		ns
26	t_{WCH}	Write Command Hold Time	7		10		ns
27	t_{WCP}	Write Command Pulse Width	7		10		ns
28	t_{RWL}	Write Command to \overline{RAS} Lead Time	8		10		ns
29	t_{CWL}	Write Command to \overline{CAS} Lead Time	7		10		ns
30	t_{DS}	Data-In Setup Time ⁹	0		0		ns
31	t_{DH}	Data-In Hold Time ⁹	7		10		ns
32	t_{REF}	Refresh Period		64		64	ms
33	t_{WCS}	Write Command Setup Time ⁷	0		0		ns
34	t_{CWD}	\overline{CAS} to \overline{WE} Delay Time ⁷	33		38		ns
35	t_{RWD}	\overline{RAS} to \overline{WE} Delay Time ⁷	70		84		ns
36	t_{AWD}	Column Address to \overline{WE} Delay Time ⁷	45		53		ns


PRELIMINARY


A.C. OPERATING AND CHARACTERISTICS ($V_{CC} = 3.3V \pm 0.3V$, $T_A = 0^\circ C$ to $70^\circ C$)							
No.	Symbol	Parameter	50ns		60ns		Unit
			Min.	Max.	Min.	Max.	
37	t _{CSR}	\overline{CAS} Set Up time (\overline{CAS} Before \overline{RAS} Refresh)	5		5		ns
38	t _{CHR}	\overline{CAS} Hold Time (\overline{CAS} Before \overline{RAS} Refresh) ¹⁴	10		10		ns
39	t _{RPC}	\overline{RAS} to \overline{CAS} precharge time	5		5		ns
40	t _{CPA}	Access time From \overline{CAS} Precharge ³		28		35	ns
41	t _{HPC}	Hyper Page Cycle Time ¹³	25		30		ns
42	t _{HPRWC}	Hyper Page Read Modify Write Cycle ¹³	67		73		ns
43	t _{CP}	\overline{CAS} Precharge Time (Hyper Page Cycle)	7		10		ns
44	t _{RASP}	\overline{RAS} Pulse Width (Hyper Page Cycle)	50	200,000	60	200,000	μs
45	t _{RPS}	\overline{RAS} Hold Time From \overline{CAS} Precharge	30		35		ns
46	t _{OE A}	\overline{OE} Access Time		13		15	ns
47	t _{OE D}	\overline{OE} To Data Delay Time	10		13		ns
48	t _{CPWD}	\overline{CAS} Precharge to \overline{WE} Delay Time	47		58		ns
49	t _{OE Z}	Output Buffer Turn Off Delay Time From \overline{OE} ⁶	3	13	3	13	ns
50	t _{OE H}	\overline{OE} Command Hold Time	15		20		ns
51	t _{WRP}	\overline{WE} to \overline{RAS} Precharge time (\overline{C} - \overline{B} - \overline{R} Refresh)	10		10		ns
52	t _{WRH}	\overline{WE} to \overline{RAS} Hold Time (\overline{C} - \overline{B} - \overline{R} Refresh)	10		10		ns
53	t _{DOH}	Output Data Hold Time	5		5		ns
54	t _{REZ}	Output Buffer Turn Off Delay From \overline{RAS} ^{6, 12}	3	13	3	13	ns
55	t _{WEZ}	Output Buffer Turn Off Delay From \overline{WE} ⁶	3	13	3	13	ns
56	t _{WED}	\overline{WE} to Data Delay	15		15		ns
57	t _{OECH}	\overline{OE} to \overline{CAS} Hold Time	5		5		ns
58	t _{CHO}	\overline{CAS} Hold Time to \overline{OE}	5		5		ns
59	t _{OE P}	\overline{OE} Precharge Time	5		5		ns
60	t _{WPE}	\overline{WE} Pulse Width (Hyper Page Cycle)	5		5		ns


PRELIMINARY

NOTES:


1. An initial pause of 200 μ s is required after power-up followed by eight $\overline{\text{RAS}}$ refresh cycles ($\overline{\text{RAS}}$ -ONLY or CBR) before proper operation is assured.
2. V_{IH} (min.) and V_{IL} (max.) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} (min.) and V_{IL} (max.) and are assumed to be 2ns for all inputs.
3. Measured with the load equivalent to (1) one TTL load and 100pF.
4. Operation within the t_{RCD} (max.) limit ensures that t_{RAC} (max.) can be met. t_{RCD} (max.) is specified as a reference point only. If t_{RCD} is greater than the specified t_{RCD} (max.) limit, then access time is controlled exclusively by t_{CAC} .
5. Assumes that $t_{RCD} \geq t_{RCD}$ (max.).
6. This parameter defines the time at which the output achieves the open circuit conditions and is not referenced to V_{OL} or V_{OH} .
7. t_{WCS} , t_{RWC} , t_{CWD} and t_{AWD} are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If $t_{WCS} \geq t_{AWD}$ (min), the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If $t_{CWD} \geq t_{CWD}$ (min), $t_{RWD} \geq t_{RWD}$ (min), then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
9. These parameters are referenced to the $\overline{\text{CAS}}$ leading edge in early write cycles and to the $\overline{\text{WE}}$ leading edge in read-modify-write cycles.
10. Operation within the t_{RAD} (max) limit insures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only. If t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled by t_{AA} .
11. t_{CEZ} (max), t_{REZ} (max) and t_{OEZ} (max) define the time at which the output achieves the open circuit condition and are not referenced to output voltage level.
12. If $\overline{\text{RAS}}$ goes high before $\overline{\text{CAS}}$ high going, the open circuit condition of the output is achieved by $\overline{\text{CAS}}$ high going. If $\overline{\text{CAS}}$ goes high before $\overline{\text{RAS}}$ high going, the open circuit condition of the output is achieved by $\overline{\text{RAS}}$ high going.
13. $t_{ASC} \geq 6$ ns. Assume $t_r = 2.0$ ns
14. It can get less $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ current loss if $t_{CHR} \geq t_{RAS}$ or $\overline{\text{CAS}} \leq 0.2$ V at $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh mode.









PRELIMINARY






PRELIMINARY




PRELIMINARY

HYPER PAGE READ AND WRITE MIXED CYCLE




RAS - ONLY REFRESH CYCLE: \overline{WE} , \overline{OE} , DIN = Don't Care: DOUT = Open




PRELIMINARY

$\overline{\text{CAS}}$ - BEFORE - $\overline{\text{RAS}}$ REFRESH CYCLE: $\overline{\text{WE}}$, $\overline{\text{OE}}$, Address = Don't Care



HIDDEN REFRESH CYCLE (READ)



PRELIMINARY

