

64K x 32 SYNCHRONOUS STATIC RAM WITH NO-WAIT STATE BUS FEATURE

ADVANCE INFORMATION
JULY 1998

FEATURES

- Fast access time:
 - 5 ns-100 MHz; 6 ns-83 MHz;
 - 7 ns-75 MHz; 8 ns-66 MHz
- No wait cycles between Read and Write
- Internal self-timed write cycle
- Individual Byte Write Control
- Clock controlled, registered address, data and control
- Pentium™ or linear burst sequence control using MODE input
- Three chip enables for simple depth expansion and address pipelining
- Common data inputs and data outputs
- JEDEC 100-pin TQFP and PQFP package
- Single +3.3V power supply
- Optional data strobe pin (#80) for latching data (See page 12 for detailed timing)

DESCRIPTION

The IS61NW6432 is a high-speed, low-power synchronous static RAM designed to provide a burstable, high-performance, 'no-wait' bus, secondary cache for the Pentium, 680X0, and Power PC microprocessors. It is organized as 65,536 words by 32 bits, fabricated with *ISSI's* advanced CMOS technology.

Incorporating a 'no-wait' bus, wait cycles are eliminated when the bus switches from read to write, or write to read. This device integrates a 2-bit burst counter, high-speed SRAM core, and high-drive capability outputs into a single monolithic circuit.


All synchronous inputs pass through registers controlled by a positive-edge-triggered clock input. Operations may be suspended and all synchronous inputs ignored when Clock Enable, \overline{CEN} is HIGH. In this state the internal device will hold their previous values.

When the ADV/\overline{LD} is HIGH the internal burst counter is incremented. New external addresses can be loaded when ADV/\overline{LD} is LOW.

Write cycles are internally self-timed and are initiated by the rising edge of the clock inputs and when RD/\overline{WE} is LOW. Separate byte enables allow individual bytes to be written. $\overline{BW1}$ controls I/O1-I/O8; $\overline{BW2}$ controls I/O9-I/O16; $\overline{BW3}$ controls I/O17-I/O24; $\overline{BW4}$ controls I/O25-I/O32. All Bytes are written when $\overline{BW1}$, $\overline{BW2}$, $\overline{BW3}$, and $\overline{BW4}$ are LOW.


MODE pin upon power up is in interleave burst mode. It can be connected to GNDQ or VCCQ to alter power up state.

BLOCK DIAGRAM



PIN CONFIGURATION

100-Pin TQFP and PQFP (Top View)



PIN DESCRIPTIONS

A0-A15	Address Inputs
CLK	Clock
$\overline{\text{CEN}}$	Clock Enable
$\overline{\text{ADV/CD}}$	Advance Load
$\overline{\text{BW1-BW4}}$	Synchronous Byte Write Enable
$\overline{\text{R/W}}$	Read/Write
$\overline{\text{CE1}}, \overline{\text{CE2}}, \overline{\text{CE3}}$	Synchronous Chip Enable
$\overline{\text{OE}}$	Output Enable

Note:

1. Optional, NC or DS.

$\text{DS}^{(1)}$	Data Strobe
I/O1-I/O32	Data Input/Output
MODE	Burst Sequence Mode
Vcc	+3.3V Power Supply
GND	Ground
Vccq	Isolated Output Buffer Supply: +3.3V
GNDq	Isolated Output Buffer Ground
NC	No Connect

TRUTH TABLE⁽¹⁾

Operation	Address Used	R/ \overline{W}	$\overline{CE_x}$	ADV/ \overline{LD}	\overline{CEN}	$\overline{BW_x}$	CLK
Begin New Write Cycle	External	L	L	L	L	Valid	L-H
Begin New Read Cycle	External	H	L	L	L	X	L-H
Advance Burst Counter ⁽²⁾ (Burst Write)	Internal	X	X	H	L	Valid	L-H
Advance Burst Counter (Burst Read)	Internal	X	X	H	L	X	L-H
Deselect (2 Cycle) ⁽³⁾	X	X	H	L	L	X	L-H
Hold/NOOP ⁽⁴⁾	X	X	X	X	H	X	L-H


Notes:

1. "X" Means don't care.
2. When ADV/ \overline{LD} signal is sampled HIGH, the internal burst counter is incremented. The R/ \overline{W} signal is ignored when the counter is advanced. Therefore, the nature of the burst cycle (Read or Write) is determined by the status of the R/ \overline{W} signal when the first address is loaded at the beginning of the burst cycle.
3. Deselect cycle is initiated when $\overline{CE_x}$ is sampled HIGH and ADV/ \overline{LD} sampled LOW at rising edge of clock. The data bus will tri-state two cycles after deselect is initiated.
4. When \overline{CEN} is sampled high at the rising edge of clock, that clock edge is blocked from propagating through the part. The state of all the internal registers remains unchanged.

PARTIAL TRUTH TABLE (Non-burst)

Function	R/ \overline{W}	BW1	BW2	BW3	BW4	$\overline{CE_x}$	ADV/ \overline{LD}
Read	H	X	X	X	X	L	L
Write Byte 1	L	L	H	H	H	L	L
Write Byte 2	L	H	L	H	H	L	L
Write Byte 3	L	H	H	L	H	L	L
Write Byte 4	L	H	H	H	L	L	L
Write All Bytes	L	L	L	L	L	L	L

FUNCTIONAL TIMING DIAGRAM



TYPICAL OPERATION ($\overline{CE1}$, $\overline{CE3}$ and \overline{CEN} are LOW, CE2 is HIGH, Non-Burst Operation)

Cycle	Address	R/ \overline{W}	ADV/ \overline{LD}	\overline{CEx}	\overline{CEN}	\overline{BWx}	\overline{OE}	I/O	Comments
n	A0	H	L	L	L	X	?	D-2	?
n+1	A1	L	L	L	L	L	?	D-1	?
n+2	A2	H	L	L	L	X	L	D0	Data Out
n+3	A3	L	L	L	L	L	X	D1	Data In
n+4	A4	H	L	L	L	X	L	D2	Data Out
n+5	A5	L	L	L	L	L	X	D3	Data In
n+6	A6	H	L	L	L	X	L	D4	Data Out
n+7	A7	L	L	L	L	L	X	D5	Data In
n+8	A8	H	L	L	L	X	L	D6	Data Out
n+9	A9	L	L	L	L	L	X	D7	Data In
n+10	A10	H	L	L	L	X	L	D8	Data Out
n+11	A11	H	L	L	L	X	X	D9	Data In
n+12	A12	L	L	L	L	L	L	D10	Data Out
n+13	A13	L	L	L	L	L	L	D11	Data Out
n+14	A14	H	L	L	L	X	X	D12	Data In
n+15	A15	H	L	L	L	X	X	D13	Data In
n+16	A16	H	L	L	L	X	L	D14	Data Out
n+17	A17	L	L	L	L	L	L	D15	Data Out
n+18	A18	L	L	L	L	L	L	D16	Data Out
n+19	A19	L	L	L	L	L	X	D17	Data In
n+20	A20	H	L	L	L	X	X	D18	Data In
n+21	A21	H	L	L	L	X	X	D19	Data In

Note:

1. H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance

READ OPERATION

Cycle	Address	R/ \overline{W}	ADV/ \overline{LD}	$\overline{CE_x}$	\overline{CEN}	$\overline{BW_x}$	\overline{OE}	I/O	Comments
n	A0	H	L	L	L	X	X	X	Address and Control meet setup
n+1	X	X	X	L	L	X	X	X	Clock Setup Valid
n+2	X	X	X	X	X	X	L	D0	Contents of Address A0 Read Out

BURST READ OPERATION

Cycle	Address	R/ \overline{W}	ADV/ \overline{LD}	$\overline{CE_x}$	\overline{CEN}	$\overline{BW_x}$	\overline{OE}	I/O	Comments
n	A0	H	L	L	L	X	X	X	Address and Control meet setup
n+1	X	X	H	X	L	X	X	X	Clock Setup Valid, Advance Counter
n+2	X	X	H	X	L	X	L	D0	Address A0 Read Out, Inc. Count
n+3	X	X	H	X	L	X	L	D0+1	Address A0+1 Read Out, Inc. Count
n+4	X	X	H	X	L	X	L	D0+2	Address A0+2 Read Out, Inc. Count
n+5	A1	H	L	L	L	X	L	D0+3	Address A0+3 Read Out, Load A1
n+6	X	X	H	X	L	X	L	D0	Address A0 Read Out, Inc. Count
n+7	X	X	H	X	L	X	L	D1	Address A1 Read Out, Inc. Count
n+8	A2	H	L	L	L	X	L	D1+1	Address A1+1 Read Out, Load A2

WRITE OPERATION

Cycle	Address	R/ \overline{W}	ADV/ \overline{LD}	$\overline{CE_x}$	\overline{CEN}	$\overline{BW_x}$	\overline{OE}	I/O	Comments
n	A0	L	L	L	L	L	X	X	Address and Control meet setup
n+1	X	X	X	L	L	X	X	X	Clock Setup Valid
n+2	X	X	X	X	L	X	X	D0	Write D0 to Address A0

BURST WRITE OPERATION

Cycle	Address	R/ \overline{W}	ADV/ \overline{LD}	$\overline{CE_x}$	\overline{CEN}	$\overline{BW_x}$	\overline{OE}	I/O	Comments
n	A0	L	L	L	L	L	X	X	Address and Control meet setup
n+1	X	X	H	X	L	L	X	X	Clock Setup Valid, Inc. Count
n+2	X	X	H	X	L	L	X	D0	Address A0 Write, Inc. Count
n+3	X	H	H	L	L	X	X	D0+1	Address A0+1 Write, Inc. Count
n+4	X	X	H	X	L	L	X	D0+2	Address A0+2 Write, Inc. Count
n+5	A1	L	L	L	L	L	X	D0+3	Address A0+3 Write, Load A1
n+6	X	X	H	X	L	L	X	D0	Address A0 Write, Inc. Count
n+7	X	X	H	X	L	L	X	D1	Address A1 Write, Inc. Count
n+8	A2	L	L	L	L	L	X	D1+1	Address A1+1 Write, Load A2

Note:

1. H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance

READ OPERATION WITH CLOCK ENABLE USED

Cycle	Address	R/ \overline{W}	ADV/ \overline{LD}	$\overline{CE_X}$	\overline{CEN}	$\overline{BW_x}$	\overline{OE}	I/O	Comments
n	A0	H	L	L	L	X	X	X	Address and Control meet setup
n+1	X	X	X	X	H	X	X	X	Clock n+1 Ignored
n+2	A1	H	L	L	L	X	X	X	Clock Valid
n+3	X	X	X	X	H	X	L	D0	Clock Ignored. Data D0 is on the bus
n+4	X	X	X	X	H	X	L	D0	Clock Ignored. Data D0 is on the bus
n+5	A2	H	L	L	L	X	L	D0	Address A0 Read Out (bus trans.)
n+6	A3	?	L	L	L	X	L	D1	Address A1 Read Out (bus trans.)
n+7	A4	?	L	L	L	X	L	D2	Address A2 Read Out (bus trans.)

WRITE OPERATION WITH CLOCK ENABLE USED


Cycle	Address	R/ \overline{W}	ADV/ \overline{LD}	$\overline{CE_X}$	\overline{CEN}	$\overline{BW_x}$	\overline{OE}	I/O	Comments
n	A0	L	L	L	L	L	X	X	Address and Control meet setup
n+1	X	X	X	X	H	X	X	X	Clock n+1 Ignored
n+2	A1	L	L	L	L	L	X	X	Clock Valid
n+3	X	X	X	X	H	X	L	di	Clock Ignored.
n+4	X	X	X	X	H	X	L	di	Clock Ignored.
n+5	A2	L	L	L	L	L	L	D0	Write data D0 (bus trans.)
n+6	A3	?	L	L	L	L	L	D1	Write data D1 (bus trans.)
n+7	A4	?	L	L	L	L	L	D2	Write data D2 (bus trans.)

Note:

1. H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance; di could be D0 if desired.

INTERLEAVED BURST ADDRESS TABLE (MODE = VccQ or No Connect)

External Address A1 A0	1st Burst Address A1 A0	2nd Burst Address A1 A0	3rd Burst Address A1 A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

LINEAR BURST ADDRESS TABLE (MODE = GNDQ)

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Parameter	Value	Unit
T _{BIAS}	Temperature Under Bias	−10 to +85	°C
T _{STG}	Storage Temperature	−55 to +150	°C
P _D	Power Dissipation	1.8	W
I _{OUT}	Output Current (per I/O)	100	mA
V _{IN} , V _{OUT}	Voltage Relative to GND for I/O Pins	−0.5 to V _{CCQ} + 0.3	V
V _{IN}	Voltage Relative to GND for for Address and Control Inputs	−0.5 to 5.5	V

Notes:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, precautions may be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.
3. This device contains circuitry that will ensure the output devices are in High-Z at power up.

OPERATING RANGE

Range	Ambient Temperature	V _{CC}
Commercial	0°C to +70°C	3.3V +10%, -5%

DC ELECTRICAL CHARACTERISTICS⁽¹⁾ (Over Operating Range)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit	
V _{OH}	Output HIGH Voltage	I _{OH} = −5.0 mA	2.4	—	V	
V _{OL}	Output LOW Voltage	I _{OL} = 5.0 mA	—	0.4	V	
V _{IH}	Input HIGH Voltage		2.0	V _{CCQ} + 0.3	V	
V _{IL}	Input LOW Voltage		−0.3	0.8	V	
I _{LI}	Input Leakage Current	GND ≤ V _{IN} ≤ V _{CCQ} ⁽²⁾	Com.	−5	5	μA
I _{LO}	Output Leakage Current	GND ≤ V _{OUT} ≤ V _{CCQ} , \overline{OE} = V _{IH}	Com.	−5	5	μA

POWER SUPPLY CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	Test Conditions		-5		-6		-7		-8		Unit
				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
I _{CC}	AC Operating Supply Current	Device Selected, All Inputs = V _{IL} or V _{IH} \overline{OE} = V _{IH} , Cycle Time ≥ t _{kc} min.	Com.	—	230	—	220	—	210	—	200	mA
I _{SB}	Standby Current	Device Deselected, V _{CC} = Max., All Inputs = V _{IH} or V _{IL} CLK Cycle Time ≥ t _{kc} min., \overline{CEN} = V _{IH}	Com.	—	60	—	60	—	60	—	60	mA

Notes:

1. MODE pin has an internal pull up. This pin may be a No Connect, tied to GND, or tied to V_{CCQ}.
2. MODE pin should be tied to V_{CC} or GND. It exhibits ±30 μA maximum leakage current when tied to ≤ GND + 0.2V or ≥ V_{CC} - 0.2V.

CAPACITANCE^(1,2)



Symbol	Parameter	Conditions	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	6	pF
C _{OUT}	Input/Output Capacitance	V _{OUT} = 0V	8	pF

Notes:

1. Tested initially and after any design or process changes that may affect these parameters.
2. Test conditions: T_A = 25°C, f = 1 MHz, V_{CC} = 3.3V.

AC TEST CONDITIONS

Parameter	Unit
Input Pulse Level	0V to 3.0V
Input Rise and Fall Times	1.5 ns
Input and Output Timing and Reference Level	1.5V
Output Load	See Figures 1 and 2

AC TEST LOADS**Figure 1****Figure 2**


READ/WRITE CYCLE SWITCHING CHARACTERISTICS⁽¹⁾ (Over Operating Range)

Symbol	Parameter	-5		-6		-7		-8		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
fmax	Clock Frequency	—	100	—	83	—	75	—	66	MHz
t _{KC}	Cycle Time	10	—	12	—	13	—	15	—	ns
t _{KH}	Clock High Time	4	—	4	—	6	—	6	—	ns
t _{KL}	Clock Low Time	4	—	4	—	6	—	6	—	ns
t _{KQ}	Clock Access Time	—	5	—	6	—	7	—	8	ns
t _{KQX} ⁽²⁾	Clock High to Output Invalid	1.5	—	1.5	—	1.5	—	1.5	—	ns
t _{KQLZ} ^(2,3)	Clock High to Output Low-Z	2.0	—	2.0	—	2.0	—	2.0	—	ns
t _{KQHZ} ^(2,3)	Clock High to Output High-Z	1.5	3.5	2	3.5	2	3.5	2	3.5	ns
t _{OEQ}	Output Enable to Output Valid	—	5	—	6	—	6	—	6	ns
t _{OEQX} ⁽²⁾	Output Disable to Output Invalid	0	—	0	—	0	—	0	—	ns
t _{OELZ} ^(2,3)	Output Enable to Output Low-Z	0	—	0	—	0	—	0	—	ns
t _{OEHZ} ^(2,3)	Output Disable to Output High-Z	—	3.5	—	3.5	—	3.5	—	3.5	ns
t _{AS}	Address Setup Time	2.0	—	2.0	—	2.0	—	2.0	—	ns
t _{WS}	Read/Write Setup Time	2.0	—	2.0	—	2.0	—	2.0	—	ns
t _{CES}	Chip Enable Setup Time	2.0	—	2.0	—	2.0	—	2.0	—	ns
t _{SE}	Clock Enable Setup Time	2.0	—	2.0	—	2.0	—	2.0	—	ns
t _{AVS}	Address Advance Setup Time	2.0	—	2.0	—	2.0	—	2.0	—	ns
t _{AH}	Address Hold Time	0.5	—	0.5	—	0.5	—	0.5	—	ns
t _{HE}	Clock EnableHold Time	0.5	—	0.5	—	0.5	—	0.5	—	ns
t _{WH}	Write Hold Time	0.5	—	0.5	—	0.5	—	0.5	—	ns
t _{CEH}	Chip Enable Hold Time	0.5	—	0.5	—	0.5	—	0.5	—	ns
t _{ALS}	Advance/Load (ADV/ $\overline{\text{LD}}$) Setup Time	2.0	—	2.0	—	2.0	—	2.0	—	ns
t _{ALH}	Advance/Load (ADV/ $\overline{\text{LD}}$) Hold Time	0.5	—	0.5	—	0.5	—	0.5	—	ns
t _{ds}	Data Setup Time	2.0	—	2.0	—	2.0	—	2.0	—	ns
t _{dh}	Data Hold Time	0.5	—	0.5	—	0.5	—	0.5	—	ns
t _{zq}	I/O From Tri-State to Valid	1.5	2.5	1.5	2.5	1.5	2.5	1.5	2.5	ns

Notes:

1. Configuration signal MODE is static and must not change during normal operation.
2. Guaranteed but not 100% tested. This parameter is periodically sampled.
3. Tested with load in Figure 2.

READ/WRITE CYCLE TIMING



ORDERING INFORMATION**Commercial Range: 0°C to +70°C**

Speed (ns)	Order Part Number	Package
5	IS61NW6432-5TQ	TQFP
	IS61NW6432-5PQ	PQFP
6	IS61NW6432-6TQ	TQFP
	IS61NW6432-6PQ	PQFP
7	IS61NW6432-7TQ	TQFP
	IS61NW6432-7PQ	PQFP
8	IS61NW6432-8TQ	TQFP
	IS61NW6432-8PQ	PQFP

NOTICE

Integrated Silicon Solution, Inc., reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. Integrated Silicon Solution, Inc. assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained herein reflect representative operating parameters, and may vary depending upon a user's specific application. While the information in this publication has been carefully checked, Integrated Silicon Solution, Inc. shall not be liable for any damages arising as a result of any error or omission.

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written assurances, to its satisfaction, that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; and (c) potential liability of Integrated Silicon Solution, Inc. is adequately protected under the circumstances.

Copyright 1998 Integrated Silicon Solution, Inc.

Reproduction in whole or in part, without the prior written consent of Integrated Silicon Solution, Inc., is prohibited.


Integrated Silicon Solution, Inc.

2231 Lawson Lane
 Santa Clara, CA 95054
 Tel: 1-800-379-4774
 Fax: (408) 588-0806
 e-mail: sales@issi.com
<http://www.issi.com>