


## **5V, 1 Mbit (128 Kbit x 8) Low Power SRAM with Output Enable**

---

### **FEATURES SUMMARY**

- ULTRA LOW DATA RETENTION CURRENT
  - 10nA (typical)
  - 2.0 $\mu$ A (max)
- OPERATION VOLTAGE: 5.0V  $\pm$  10%
- 128 Kbit x 8 VERY FAST SRAM WITH OUTPUT ENABLE
- EQUAL CYCLE and ACCESS TIMES: 55ns
- LOW V<sub>CC</sub> DATA RETENTION: 2.0V
- TRI-STATE COMMON I/O
- LOW ACTIVE and STANDBY POWER
- AUTOMATIC POWER-DOWN WHEN DESELECTED
- INTENDED FOR USE WITH ST ZEROPOWER® AND TIMEKEEPER® CONTROLLERS

**Figure 1. Package**



**TABLE OF CONTENTS**

|   |           |
|---|-----------|
| <b>DESCRIPTION .....</b>  | <b>3</b>  |
| Logic Diagram (Figure 2.) .....   | 3         |
| Signal Names (Table 1.) .....   | 3         |
| TSOP Connections (Figure 3.) .....  | 3         |
| Block Diagram (Figure 4.) .....   | 4         |
| <b>MAXIMUM RATING .....</b>   | <b>4</b>  |
| Absolute Maximum Ratings (Table 2.) .....   | 4         |
| <b>DC AND AC PARAMETERS.....</b>  | <b>5</b>  |
| DC and AC Measurement Conditions (Table 3.) .....                                 | 5         |
| AC Testing Load Circuit (Figure 5.) .....   | 5         |
| Capacitance (Table 4.) .....  | 5         |
| DC Characteristics (Table 5.) .....   | 6         |
| <b>OPERATION.....</b>   | <b>7</b>  |
| Operating Modes (Table 6.) .....  | 7         |
| READ Mode .....   | 7         |
| Address Controlled, READ Mode AC Waveforms (Figure 6.) .....                      | 7         |
| Chip Enable or Output Enable Controlled, READ Mode AC Waveforms (Figure 7.) ..... | 8         |
| Standby Mode AC Waveforms (Figure 8.) .....                                       | 8         |
| READ and Standby Mode AC Characteristics (Table 7.) .....                         | 9         |
| WRITE Mode .....  | 10        |
| WRITE Enable Controlled, WRITE Mode AC Waveforms (Figure 9.) .....                | 10        |
| Chip Enable Controlled, WRITE Mode AC Waveforms (Figure 10.) .....                | 11        |
| WRITE Mode AC Characteristics (Table 8.) .....                                    | 12        |
| Low V <sub>CC</sub> Data Retention AC Waveforms (Figure 11.) .....                | 13        |
| Low V <sub>CC</sub> Data Retention Characteristics (Table 9.) .....               | 13        |
| <b>PART NUMBERING .....</b>   | <b>14</b> |
| <b>PACKAGE MECHANICAL INFORMATION .....</b>                                       | <b>15</b> |
| <b>REVISION HISTORY .....</b>   | <b>16</b> |


## DESCRIPTION

The M68Z128 is a 1 Mbit (1,048,576 bit) CMOS SRAM, organized as 131,072 words by 8 bits. The device features fully static operation requiring no external clocks or timing strobes, with equal address access and cycle times. It requires a single 5V ±10% supply, and all inputs and outputs are TTL compatible.

This device has an automatic power-down feature, reducing the power consumption by over 99% when deselected.

The M68Z128 is available in TSOP32 (8 x 20mm) package.


**Figure 2. Logic Diagram**




**Table 1. Signal Names**

|         |                          |
|---------|--------------------------|
| A0-A16  | Address Inputs           |
| DQ0-DQ7 | Data Input/Output        |
| E1      | Chip Enable 1            |
| E2      | Chip Enable 2            |
| G       | Output Enable            |
| W       | WRITERE Enable           |
| Vcc     | Supply Voltage           |
| Vss     | Ground                   |
| NC      | Not Connected Internally |

**Figure 3. TSOP Connections**



**Figure 4. Block Diagram****MAXIMUM RATING**

Stressing the device above the rating listed in the "Absolute Maximum Ratings" table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is

not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

**Table 2. Absolute Maximum Ratings**

| Symbol                          | Parameter                     | Value                         | Unit |
|---------------------------------|-------------------------------|-------------------------------|------|
| T <sub>A</sub>                  | Ambient Operating Temperature | 0 to 70                       | °C   |
| T <sub>STG</sub> <sup>(1)</sup> | Storage Temperature           | -65 to 150                    | °C   |
| V <sub>IO</sub> <sup>(2)</sup>  | Input or Output Voltage       | -0.5 to V <sub>CC</sub> + 0.5 | V    |
| V <sub>CC</sub>                 | Supply Voltage                | -0.5 to 4.6                   | V    |
| I <sub>O</sub> <sup>(3)</sup>   | Output Current                | 20                            | mA   |
| P <sub>D</sub>                  | Power Dissipation             | 1                             | W    |

Note: 1. Reflow at peak temperature of 215°C to 225°C for < 60 seconds (total thermal budget not to exceed 180°C for between 90 and 120 seconds).  
 2. Up to a maximum operating V<sub>CC</sub> of 5.5V only.  
 3. One output at a time, not to exceed 1 second duration.

## DC AND AC PARAMETERS

This section summarizes the operating and measurement conditions, as well as the DC and AC characteristics of the device. The parameters in the following DC and AC Characteristic tables are derived from tests performed under the Measure-


ment Conditions listed in the relevant tables. Designers should check that the operating conditions in their projects match the measurement conditions when using the quoted parameters.

**Table 3. DC and AC Measurement Conditions**

| Parameter                             | M68Z128     |
|---------------------------------------|-------------|
| V <sub>CC</sub> Supply Voltage        | 4.5 to 5.5V |
| Ambient Operating Temperature         | 0 to 70°C   |
| Load Capacitance (C <sub>L</sub> )    | 100pF       |
| Input Rise and Fall Times             | ≤ 15ns      |
| Input Pulse Voltages                  | 0 to 3V     |
| Input and Output Timing Ref. Voltages | 1.5V        |

Note: Output High Z is defined as the point where data is no longer driven (see Table 3, page 5).

**Figure 5. AC Testing Load Circuit**



**Table 4. Capacitance**

| Symbol                          | Parameter <sup>(1,2)</sup>                | Min | Max | Unit |
|---------------------------------|---|-----|-----|------|
| C <sub>IN</sub>                 | Input Capacitance on all pins (except DQ) |     | 9   | pF   |
| C <sub>OUT</sub> <sup>(3)</sup> | Output Capacitance                        |     | 9   | pF   |

Note: 1. Sampled only, not 100% tested.

2. Outputs deselected.

3. At 25°C.

**Table 5. DC Characteristics**

| Symbol                          | Parameter                        | Test Condition <sup>(1)</sup>   | Min  | Typ | Max                   | Unit |
|---------------------------------|----------------------------------|---|------|-----|-----------------------|------|
| I <sub>LI</sub>                 | Input Leakage Current            | 0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>  |      |     | ±1                    | µA   |
| I <sub>LO</sub>                 | Output Leakage Current           | 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>   |      |     | ±1                    | µA   |
| I <sub>CC1</sub> <sup>(2)</sup> | Supply Current                   | V <sub>CC</sub> = 5.5V; (-55)   |      | 30  | 70                    | mA   |
| I <sub>CC2</sub> <sup>(3)</sup> | Supply Current (Standby)<br>TTL  | V <sub>CC</sub> = 5.5V, E <sub>1</sub> = V <sub>IH</sub> or<br>E <sub>2</sub> = V <sub>IL</sub> , f = 0 |      | 0.1 | 2                     | mA   |
| I <sub>CC3</sub> <sup>(4)</sup> | Supply Current (Standby)<br>CMOS | V <sub>CC</sub> = 5.5V, E <sub>1</sub> ≥ V <sub>CC</sub> - 0.3V or<br>E <sub>2</sub> ≤ 0.3V, f = 0      |      | 0.4 | 20                    | µA   |
| V <sub>IL</sub>                 | Input Low Voltage                |   | -0.3 |     | 0.8                   | V    |
| V <sub>IH</sub>                 | Input High Voltage               |   | 2.2  |     | V <sub>CC</sub> + 0.3 | V    |
| V <sub>OL</sub>                 | Output Low Voltage               | I <sub>OL</sub> = 2.1mA   |      |     | 0.4                   | V    |
| V <sub>OH</sub>                 | Output High Voltage              | I <sub>OH</sub> = -1mA  | 2.4  |     |                       | V    |

Note: 1. Valid for Ambient Operating Temperature: T<sub>A</sub> = 0 to 70°C; V<sub>CC</sub> = 4.5 to 5.5V (except where noted).

2. Average AC current, Outputs open, cycling at t<sub>AVAV</sub> minimum.

3. All other Inputs at V<sub>IL</sub> ≤ 0.8V or V<sub>IH</sub> ≥ 2.2V.

4. All other Inputs at V<sub>IL</sub> ≤ 0.3V or V<sub>IH</sub> ≥ V<sub>CC</sub> - 0.3V.

## OPERATION

The M68Z128 has a Chip Enable power down feature which invokes an automatic standby mode whenever either Chip Enable is de-asserted ( $\overline{E1}$  = High or  $E2$  = Low). An Output Enable ( $\overline{G}$ ) signal provides a high speed tri-state control, allowing

fast READ/WRITE cycles to be achieved with the common I/O data bus. Operational modes are determined by device control inputs W, E1, and E2 as summarized in the Operating Modes table.

**Table 6. Operating Modes**

| Operation | $\overline{E1}$ | $E2$     | $\overline{W}$ | $\overline{G}$ | DQ0-DQ7     | Power   |
|-----------|-----------------|----------|----------------|----------------|-------------|---------|
| READ      | $V_{IL}$        | $V_{IH}$ | $V_{IH}$       | $V_{IH}$       | Hi-Z        | Active  |
| READ      | $V_{IL}$        | $V_{IH}$ | $V_{IH}$       | $V_{IL}$       | Data Output | Active  |
| WRITE     | $V_{IL}$        | $V_{IH}$ | $V_{IL}$       | X              | Data Input  | Active  |
| Deselect  | $V_{IH}$        | X        | X              | X              | Hi-Z        | Standby |
| Deselect  | X               | $V_{IL}$ | X              | X              | Hi-Z        | Standby |


Note: X =  $V_{IH}$  or  $V_{IL}$ .

## READ Mode

The M68Z128 is in the READ Mode whenever WRITE Enable (W) is High with Output Enable (G) Low, and both Chip Enables (E1 and E2) are asserted. This provides access to data from eight of the 1,048,576 locations in the static memory array, specified by the 17 address inputs. Valid data will be available at the eight output pins within  $t_{AVQV}$


after the last stable address, providing  $\overline{G}$  is Low, E1 is Low and E2 is High. If Chip Enable or Output Enable access times are not met, data access will be measured from the limiting parameter ( $t_{E1LQV}$ ,  $t_{E2HQV}$ , or  $t_{GLQV}$ ) rather than the address. Data out may be indeterminate at  $t_{E1LQX}$ ,  $t_{E2HQX}$  and  $t_{GLQX}$ , but data lines will always be valid at  $t_{AVQV}$ .

**Figure 6. Address Controlled, READ Mode AC Waveforms**




Note:  $\overline{E1}$  = Low,  $E2$  = High,  $+\overline{G}$  = Low,  $\overline{W}$  = High.

**Figure 7. Chip Enable or Output Enable Controlled, READ Mode AC Waveforms**



Note: WRITE Enable ( $\bar{W}$ ) = High.

**Figure 8. Standby Mode AC Waveforms**



**Table 7. READ and Standby Mode AC Characteristics**

| Symbol                              | Parameter <sup>(1)</sup>                | M68Z128 |     | Unit |  |
|-------------------------------------|---|---------|-----|------|--|
|                                     |   | -55     |     |      |  |
|                                     |   | Min     | Max |      |  |
| t <sub>AVAV</sub>                   | READ Cycle Time                         | 55      |     | ns   |  |
| t <sub>AVQV</sub> <sup>(2)</sup>    | Address Valid to Output Valid           |         | 55  | ns   |  |
| t <sub>E1LQV</sub> <sup>(2)</sup>   | Chip Enable 1 Low to Output Valid       |         | 55  | ns   |  |
| t <sub>E2LQV</sub> <sup>(2)</sup>   | Chip Enable 2 Low to Output Valid       |         | 55  | ns   |  |
| t <sub>GLQV</sub> <sup>(2)</sup>    | Output Enable Low to Output Valid       |         | 20  | ns   |  |
| t <sub>E1LQX</sub> <sup>(4)</sup>   | Chip Enable 1 Low to Output Transition  | 5       |     | ns   |  |
| t <sub>E2LQX</sub> <sup>(4)</sup>   | Chip Enable 2 Low to Output Transition  | 5       |     | ns   |  |
| t <sub>GLQX</sub> <sup>(4)</sup>    | Output Enable Low to Output Transition  | 0       |     | ns   |  |
| t <sub>E1HQZ</sub> <sup>(3,4)</sup> | Chip Enable 1 High to Output Hi-Z       |         | 20  | ns   |  |
| t <sub>E2HQZ</sub> <sup>(3,4)</sup> | Chip Enable 2 High to Output Hi-Z       |         | 20  | ns   |  |
| t <sub>GHQZ</sub> <sup>(3,4)</sup>  | Output Enable High to Output Hi-Z       |         | 20  | ns   |  |
| t <sub>AQX</sub> <sup>(2)</sup>     | Address Transition to Output Transition | 5       |     | ns   |  |
| t <sub>P</sub>                      | Chip Enable Low to Power Up             | 0       |     | ns   |  |
| t <sub>D</sub>                      | Chip Enable High to Power Down          |         | 55  | ns   |  |

Note: 1. Valid for Ambient Operating Temperature: T<sub>A</sub> = 0 to 70°C; V<sub>CC</sub> = 4.5 to 5.5V (except where noted).

2. C<sub>L</sub> = 100pF.

3. C<sub>L</sub> = 5pF.

4. At any given temperature and voltage condition, t<sub>E1HQZ</sub> + t<sub>E2HQZ</sub> is less than t<sub>E1LQX</sub> and t<sub>E2LQX</sub>; t<sub>GHQZ</sub> is less than t<sub>GLQX</sub> for any given device.


**WRITE Mode**

The M68Z128 is in the WRITE Mode whenever the W and E1 pins are Low, with E2 High. Either the Chip Enable inputs (E1 and E2) or the WRITE Enable input (W) must be de-asserted during Address transitions for subsequent write cycles. WRITE begins with the concurrence of both Chip Enables being active with W low. Therefore, address setup time is referenced to WRITE Enable and both Chip Enables as tAVWL, tAVE1L and tAVE2H respectively, and is determined by the latter occurring edge.


The WRITE Cycle can be terminated by the earlier rising edge of E1, W, or the falling edge of E2.

If the Output is enabled ( $\bar{E}_1$  = Low,  $E_2$  = High and  $\bar{G}$  = Low), then W will return the outputs to high impedance within  $t_{WLQZ}$  of its falling edge. Care must be taken to avoid bus contention in this type of operation. Data input must be valid for  $t_{DVWH}$  before the rising edge of WRITE Enable, or for  $t_{DVE1H}$  before the rising edge of  $\bar{E}_1$  or for  $t_{DVE2L}$  before the falling edge of  $E_2$ , whichever occurs first, and remain valid for  $t_{WHDX}$ ,  $t_{E1HDX}$  or  $t_{E2LDX}$ .

**Figure 9. WRITE Enable Controlled, WRITE Mode AC Waveforms**



Note: Output Enable ( $\bar{G}$ ) = Low.

**Figure 10. Chip Enable Controlled, WRITE Mode AC Waveforms**

Note: Output Enable ( $\bar{G}$ ) = High.  
If E1 goes High or E2 goes Low simultaneously with  $\bar{W}$  high, the output remains in a high-impedance state.


**Table 8. WRITE Mode AC Characteristics**

| Symbol                             | Parameter <sup>(1)</sup>                 | M68Z128 |     | Unit |  |
|------------------------------------|--|---------|-----|------|--|
|                                    |  | -55     |     |      |  |
|                                    |  | Min     | Max |      |  |
| t <sub>AVAV</sub>                  | WRITE Cycle Time                         | 55      |     | ns   |  |
| t <sub>AVWL</sub>                  | Address Valid to WRITE Enable Low        | 0       |     | ns   |  |
| t <sub>AVWH</sub>                  | Address Valid to WRITE Enable High       | 45      |     | ns   |  |
| t <sub>AVE1H</sub>                 | Address Valid to Chip Enable 1 High      | 45      |     | ns   |  |
| t <sub>AVE2L</sub>                 | Address Valid to Chip Enable 2 Low       | 45      |     | ns   |  |
| t <sub>WLWH</sub>                  | WRITE Enable Pulse Width                 | 45      |     | ns   |  |
| t <sub>WHAX</sub>                  | WRITE Enable High to Address Transition  | 0       |     | ns   |  |
| t <sub>WHDX</sub>                  | WRITE Enable High to Input Transition    | 0       |     | ns   |  |
| t <sub>WHQX</sub> <sup>(3)</sup>   | WRITE Enable High to Output Transition   | 5       |     | ns   |  |
| t <sub>WLQZ</sub> <sup>(2,3)</sup> | WRITE Enable Low to Output Hi-Z          |         | 20  | ns   |  |
| t <sub>AVE1L</sub>                 | Address Valid to Chip Enable 1 Low       | 0       |     | ns   |  |
| t <sub>AVE2H</sub>                 | Address Valid to Chip Enable 2 High      | 0       |     | ns   |  |
| t <sub>E1LE1H</sub>                | Chip Enable 1 Low to Chip Enable 1 High  | 45      |     | ns   |  |
| t <sub>E2HE2L</sub>                | Chip Enable 2 High to Chip Enable 2 Low  | 45      |     | ns   |  |
| t <sub>E1HAX</sub>                 | Chip Enable 1 High to Address Transition | 0       |     | ns   |  |
| t <sub>E2HAX</sub>                 | Chip Enable 2 Low to Address Transition  | 0       |     | ns   |  |
| t <sub>DVWH</sub>                  | Input Valid to WRITE Enable High         | 25      |     | ns   |  |
| t <sub>DVE1H</sub>                 | Input Valid to Chip Enable 1 High        | 25      |     | ns   |  |
| t <sub>DVE2H</sub>                 | Input Valid to Chip Enable 2 Low         | 25      |     | ns   |  |

Note: 1. Valid for Ambient Operating Temperature: T<sub>A</sub> = 0 to 70°C; V<sub>CC</sub> = 4.5 to 5.5V (except where noted).

2. C<sub>L</sub> = 5pF

3. At any given temperature and voltage condition, t<sub>WHQZ</sub> is less than t<sub>WLQZ</sub> for any given device.

**Figure 11. Low V<sub>CC</sub> Data Retention AC Waveforms****Table 9. Low V<sub>CC</sub> Data Retention Characteristics**

| Symbol                         | Parameter                       | Test Condition <sup>(1)</sup>   | Min               | Typ | Max | Unit |
|--------------------------------|---------------------------------|---|-------------------|-----|-----|------|
| I <sub>CCDR</sub>              | Supply Current (Data Retention) | V <sub>CC</sub> = 3V, E1 ≥ V <sub>CC</sub> - 0.3V or E2 ≤ 0.3V, f = 0 |                   | 0.1 | 2   | µA   |
| V <sub>DR</sub>                | Supply Voltage (Data Retention) | E1 ≥ V <sub>CC</sub> - 0.3V or E2 ≤ 0.3V, f = 0                       | 2                 |     |     | V    |
| t <sub>CDR</sub>               | Chip Disable to Power Down      | E1 ≥ V <sub>CC</sub> - 0.3V or E2 ≤ 0.3V, f = 0                       | 0                 |     |     | ns   |
| t <sub>ER</sub> <sup>(2)</sup> | Operation Recovery Time         |   | t <sub>AVAV</sub> |     |     | ns   |

Note: 1. Valid for Ambient Operating Temperature: T<sub>A</sub> = 0 to 70°C; V<sub>CC</sub> = 4.5 to 5.5V (except where noted).

2. See Figure 11 for measurement points. Guaranteed but not tested. t<sub>AVAV</sub> is READ Cycle time.

**PART NUMBERING****Table 10. Ordering Information Example**


Example:

|                                 |      |     |     |   |   |    |
|---------------------------------|------|-----|-----|---|---|----|
|                                 | M68Z | 128 | -55 | N | 1 | TR |
| <b>Device Type</b>              |      |     |     |   |   |    |
| M68Z                            |      |     |     |   |   |    |
| <b>Device Function</b>          |      |     |     |   |   |    |
| 128 = 1 Mbit (128Kb x 8)        |      |     |     |   |   |    |
| <b>Operating Voltage</b>        |      |     |     |   |   |    |
| blank = 4.5 to 5.5V             |      |     |     |   |   |    |
| <b>Speed</b>                    |      |     |     |   |   |    |
| -55 = 55ns                      |      |     |     |   |   |    |
| <b>Package</b>                  |      |     |     |   |   |    |
| N = TSOP32 (8 x 20mm)           |      |     |     |   |   |    |
| <b>Temperature Range</b>        |      |     |     |   |   |    |
| 1 = 0 to 70°C                   |      |     |     |   |   |    |
| <b>Shipping Method for SOIC</b> |      |     |     |   |   |    |
| blank = Tubes                   |      |     |     |   |   |    |
| TR = Tape & Reel                |      |     |     |   |   |    |

For a list of available options (e.g., Speed, Package) or for further information on any aspect of this device, please contact the ST Sales Office nearest to you.

## PACKAGE MECHANICAL INFORMATION

Figure 12. TSOP32 – 32-lead Plastic Thin Small Outline, 8 x 20 mm, Package Outline



Note: Drawing is not to scale.

Table 11. TSOP32 – 32-lead Plastic Thin Small Outline, 8 x 20 mm, Package Mechanical Data

| Symb | mm    |        |        | inches |        |        |
|------|-------|--------|--------|--------|--------|--------|
|      | Min   | Typ    | Max    | Min    | Typ    | Max    |
| A    |       |        | 1.200  |        |        | 0.0472 |
| A1   |       | 0.050  | 0.150  |        | 0.0020 | 0.0059 |
| A2   |       | 0.950  | 1.050  |        | 0.0374 | 0.0413 |
| B    |       | 0.150  | 0.270  |        | 0.0059 | 0.0106 |
| C    |       | 0.100  | 0.210  |        | 0.0039 | 0.0083 |
| D    |       | 19.800 | 20.200 |        | 0.7795 | 0.7953 |
| D1   |       | 18.300 | 18.500 |        | 0.7205 | 0.7283 |
| e    | 0.500 | –      | –      | 0.0197 | –      | –      |
| E    |       | 7.900  | 8.100  |        | 0.3110 | 0.3189 |
| L    |       | 0.500  | 0.700  |        | 0.0197 | 0.0276 |
| α    |       | 0°     | 5°     |        | 0°     | 5°     |
| CP   |       |        | 0.100  |        |        | 0.0039 |
| N    | 32    |        |        | 32     |        |        |

**REVISION HISTORY****Table 12. Document Revision History**

| Date     | Revision Details   |
|----------|--|
| May 1999 | First Issue  |
| 03/20/00 | TSOP32 Package Mechanical Data changed (Table 11)                      |
| 09/21/00 | I <sub>CCDR</sub> Supply Current changed (Table 9)                     |
| 04/03/01 | Reformatted; temp./voltage info. added to tables (Table 4, 5, 7, 8, 9) |
| 05/13/02 | Add reflow time and temperature footnote (Table 2)                     |

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is registered trademark of STMicroelectronics  
All other names are the property of their respective owners.

© 2002 STMicroelectronics - All Rights Reserved

STMicroelectronics GROUP OF COMPANIES  
Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia -  
Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.  
[www.st.com](http://www.st.com)

