# **BLF6G22-180RN**; **BLF6G22LS-180RN**

**Power LDMOS transistor** 

Rev. 01 — 20 November 2008

**Product data sheet** 

## 1. Product profile

## 1.1 General description

180 W LDMOS power transistor for base station applications at frequencies from 2000 MHz to 2200 MHz.

Table 1. Typical performance

Typical RF performance at  $T_{case} = 25 \,^{\circ}\text{C}$  in a class-AB production test circuit.

Mode of operation	f	V <sub>DS</sub>	P <sub>L(AV)</sub>	Gp	$\eta_{D}$	IMD3	ACPR
	(MHz)	(V)	(W)	(dB)	(%)	(dBc)	(dBc)
2-carrier W-CDMA	2110 to 2170	30	40	16.0	25	-38 <mark>[1]</mark>	-42 <mark>[1]</mark>

<sup>[1]</sup> Test signal: 3GPP; test model 1; 64 DPCH; PAR = 7 dB at 0.01 % probability on CCDF per carrier; carrier spacing 10 MHz.

#### **CAUTION**



This device is sensitive to ElectroStatic Discharge (ESD). Therefore care should be taken during transport and handling.

#### 1.2 Features

- Typical 2-carrier W-CDMA performance at frequencies of 2110 MHz and 2170 MHz, a supply voltage of 30 V and an I<sub>Dq</sub> of 1400 mA:
  - Average output power = 40 W
  - Power gain = 16.0 dB
  - ◆ Efficiency = 25 %
  - ◆ IMD3 = -38 dBc
  - ◆ ACPR = -42 dBc
- Easy power control
- Integrated ESD protection
- Enhanced ruggedness
- High efficiency
- Excellent thermal stability
- Designed for broadband operation (2000 MHz to 2200 MHz)
- Internally matched for ease of use



www.DataSheet4U.com

**Power LDMOS transistor** 

 Compliant to Directive 2002/95/EC, regarding Restriction of Hazardous Substances (RoHS)

## 1.3 Applications

RF power amplifiers for GSM, GSM EDGE, W-CDMA and CDMA base stations and multi carrier applications in the 2000 MHz to 2200 MHz frequency range

## 2. Pinning information

Table 2. Pinning

	3			
Pin	Description		Simplified outline	Graphic symbol
BLF6G22-1	80RN (SOT502A)			
1	drain			4
2	gate		$\frac{1}{2}$	, <u>, '</u>
3	source	<u>[1]</u>	2	2 -
				3 sym112
DI ECCANI O	C 490DN (COTEO2D)			<i>5,</i> .2
BLF0G22L3	S-180RN (SOT502B)			
1	drain			
2	gate			1 
3	source	<u>[1]</u>	2	2
				3
				sym112

<sup>[1]</sup> Connected to flange.

## 3. Ordering information

Table 3. Ordering information

Type number	Package					
	Name	Description	Version			
BLF6G22-180RN	-	flanged LDMOST ceramic package; 2 mounting holes; 2 leads	SOT502A			
BLF6G22LS-180RN	-	earless flanged LDMOST ceramic package; 2 leads	SOT502B			

## 4. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{DS}$	drain-source voltage		-	65	V
$V_{GS}$	gate-source voltage		-0.5	+13	V
$I_D$	drain current		-	49	Α
T <sub>stg</sub>	storage temperature		-65	+150	°C
Tj	junction temperature		-	225	°C

**Power LDMOS transistor** 

## 5. Thermal characteristics

Table 5. Thermal characteristics

Symbol	Parameter	Conditions	Туре	Тур	Unit
$R_{\text{th(j-case)}}$	thermal resistance from	$T_{case} = 80  ^{\circ}C;$	BLF6G22-180RN	0.50	K/W
	junction to case	$P_L = 40 \text{ W}$	BLF6G22LS-180RN	0.37	K/W

## 6. Characteristics

Table 6. Characteristics

 $T_i = 25 \,^{\circ}C$  unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Syllibol	raidilletei	Conditions	IVIIII	тур	IVIAX	Ullit
V <sub>(BR)DSS</sub>	drain-source breakdown voltage	$V_{GS} = 0 \text{ V}; I_D = 0.9 \text{ mA}$	65	-	-	V
$V_{GS(th)}$	gate-source threshold voltage	$V_{DS} = 10 \text{ V}; I_{D} = 270 \text{ mA}$	1.4	2.0	2.4	V
$V_{GSq}$	gate-source quiescent voltage	$V_{DS} = 28 \text{ V}; I_{D} = 1.62 \text{ A}$	1.5	2.0	2.5	V
$I_{DSS}$	drain leakage current	$V_{GS} = 0 \text{ V}; V_{DS} = 28 \text{ V}$	-	-	5	μΑ
I <sub>DSX</sub>	drain cut-off current	$V_{GS} = V_{GS(th)} + 3.75 \text{ V};$ $V_{DS} = 10 \text{ V}$	40	45	-	Α
$I_{\text{GSS}}$	gate leakage current	$V_{GS} = 13 \text{ V}; V_{DS} = 0 \text{ V}$	-	-	450	nA
9 <sub>fs</sub>	forward transconductance	$V_{DS} = 10 \text{ V}; I_D = 13.5 \text{ A}$	-	19.5	-	S
R <sub>DS(on)</sub>	drain-source on-state resistance	$V_{GS} = V_{GS(th)} + 3.75 \text{ V};$ $I_D = 9.45 \text{ A}$	-	0.06	-	Ω
$C_{rs}$	feedback capacitance	$V_{GS} = 0 \text{ V}; V_{DS} = 30 \text{ V};$ f = 1 MHz	-	3.3	-	pF

## 7. Application information

Table 7. Application information

Mode of operation: 2-carrier W-CDMA; PAR = 7 dB at 0.01 % probability on the CCDF; 3GPP test model 1; 1-64 PDPCH;  $f_1$  = 2112.5 MHz;  $f_2$  = 2122.5 MHz;  $f_3$  = 2157.5 MHz;  $f_4$  = 2167.5 MHz; RF performance at  $V_{DS}$  = 30 V;  $I_{Dq}$  = 1400 mA;  $T_{case}$  = 25 °C; unless otherwise specified; in a class-AB production test circuit.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$P_{L(AV)}$	average output power		-	40	-	W
Gp	power gain	$P_{L(AV)} = 40 \text{ W}$	15.0	16.0	-	dB
$RL_{in}$	input return loss	$P_{L(AV)} = 40 \text{ W}$	-	-11	-8	dB
$\eta_{D}$	drain efficiency	$P_{L(AV)} = 40 \text{ W}$	22	25	-	%
IMD3	third order intermodulation distortion	$P_{L(AV)} = 40 \text{ W}$	-	-38	-34.5	dBc
ACPR	adjacent channel power ratio	$P_{L(AV)} = 40 \text{ W}$	-	-42	-39	dBc

## 7.1 Ruggedness in class-AB operation

The BLF6G22-180RN and BLF6G22LS-180RN are capable of withstanding a load mismatch corresponding to VSWR = 10 : 1 through all phases under the following conditions:  $V_{DS}$  = 30 V;  $I_{Dq}$  = 1400 mA;  $P_{L}$  = 180 W (CW); f = 2170 MHz.

#### 7.2 One-tone CW




Fig 1. One-tone CW power gain and drain efficiency as function of load power; typical values

### 7.3 Two-tone CW






Fig 2. Two-tone CW power gain and drain efficiency as function of peak envelope load power; typical values



 $V_{DS} = 30 \text{ V}; I_{Dq} = 1400 \text{ mA}; f = 2140 \text{ MHz}.$ 


Fig 3. Two-tone CW intermodulation distortion as a function of peak envelope load power; typical values

#### 7.4 2-carrier W-CDMA



 $V_{DS}$  = 30 V;  $I_{Dq}$  = 1400 mA; f = 2140 MHz ( $\pm 5$  MHz); carrier spacing 10 MHz.


Fig 4. 2-carrier W-CDMA power gain and drain efficiency as function of average load power; typical values




 $V_{DS}$  = 30 V;  $I_{Dq}$  = 1400 mA; f = 2140 MHz ( $\pm$ 5 MHz); carrier spacing 10 MHz.

Fig 5. 2-carrier W-CDMA adjacent channel power ratio and third order intermodulation distortion as function of average load power; typical values

## 8. Test information





The striplines are on a double copper-clad Taconic RF35 Printed-Circuit Board (PCB) with  $\epsilon_{\text{r}}$  = 3.5 and thickness = 0.76 mm.

See Table 8 for list of components.

The drawing is not to scale.

Fig 7. Component layout

Table 8. List of components (see Figure 6 and Figure 7)

The Printed-Circuit Board (PCB) used is a double copper-clad Taconic RF35 with  $\varepsilon_r = 3.5$  and thickness = 0.76 mm.

Component	Description	Value	Remarks
C1, C3, C12, C13	multilayer ceramic chip capacitor	13 pF	1 ATC 100B or capacitor of same quality
C2	multilayer ceramic chip capacitor	1.4 pF	1 ATC 100B or capacitor of same quality
C4, C5, C14, C17	multilayer ceramic chip capacitor	220 nF	Vishay or capacitor of same quality
C6, C7	multilayer ceramic chip capacitor	100 nF	Vishay or capacitor of same quality
C8	multilayer ceramic chip capacitor	10 μF	
C9	multilayer ceramic chip capacitor	12 pF	1 ATC 100B or capacitor of same quality
C10	multilayer ceramic chip capacitor	1.1 pF	1 ATC 100B or capacitor of same quality
C11	multilayer ceramic chip capacitor	0.7 pF	1 ATC 100B or capacitor of same quality
C15, C18	multilayer ceramic chip capacitor	1.5 μF	
C16, C19	multilayer ceramic chip capacitor	10 μF; 50 V	TDK or capacitor of same quality
C20	electrolytic capacitor	220 μF; 63 V	
L1	ferrite SMD bead	-	Ferroxcube BDS 3/3/4.6-4S2 or equivalent
R1	SMD resistor	2.7 Ω	
R2, R3	SMD resistor	6.8 Ω	

[1] Solder vertically.


www.DataSheet4U.com

#### **Power LDMOS transistor**

## 9. Package outline

#### Flanged LDMOST ceramic package; 2 mounting holes; 2 leads

SOT502A




OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE
SOT502A				$\bigoplus \bigoplus$	<del>-99-12-28-</del> 03-01-10

Fig 8. Package outline SOT502A

### Earless flanged LDMOST ceramic package; 2 leads

#### SOT502B



OUTLINE		REFERENCES			EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT502B						<del>-03-01-10-</del> 07-05-09

Fig 9. Package outline SOT502B



**BLF6G22(LS)-180RN** 

## 10. Abbreviations

Table 9. **Abbreviations** 

145.00.	7.00.07.04.07.0
Acronym	Description
3GPP	Third Generation Partnership Project
CCDF	Complementary Cumulative Distribution Function
CDMA	Code Division Multiple Access
CW	Continuous Wave
DPCH	Dedicated Physical CHannel
EDGE	Enhanced Data rates for GSM Evolution
GSM	Global System for Mobile communications
LDMOS	Laterally Diffused Metal-Oxide Semiconductor
LDMOST	Laterally Diffused Metal-Oxide Semiconductor Transistor
PAR	Peak-to-Average power Ratio
PDPCH	transmission Power of the Dedicated Physical CHannel
RF	Radio Frequency
VSWR	Voltage Standing-Wave Ratio
W-CDMA	Wideband Code Division Multiple Access

## 11. Revision history

## Table 10. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
BLF6G22-180RN_22LS-180RN_1	20081120	Product data sheet	-	-

Power LDMOS transistor

## 12. Legal information

#### 12.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

#### 12.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

#### 12.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

**Limiting values** — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

#### 12.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

#### 13. Contact information

For more information, please visit: <a href="http://www.nxp.com">http://www.nxp.com</a>

For sales office addresses, please send an email to: salesaddresses@nxp.com

## **BLF6G22(LS)-180RN**

www.DataSheet4U.com

**Power LDMOS transistor** 

## 14. Contents

1	Product profile
1.1	General description
1.2	Features
1.3	Applications
2	Pinning information
3	Ordering information
4	Limiting values
5	Thermal characteristics 3
6	Characteristics 3
7	Application information 3
7.1	Ruggedness in class-AB operation
7.2	One-tone CW
7.3	Two-tone CW
7.4	2-carrier W-CDMA 5
8	Test information
9	Package outline 7
10	Abbreviations 9
11	Revision history 9
12	Legal information
12.1	Data sheet status
12.2	Definitions
12.3	Disclaimers
12.4	Trademarks10
13	Contact information
14	Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.



All rights reserved.