

PRELIMINARY

VF1 FPGA Family

FEATURES AND BENEFITS

- The industry's first Variable-Grain-Architecture™ enables high-density, high-performance designs for a wide range of applications
 - Architecture adapts to logic to enable synthesis-friendly, high-performance designs
 - From three to six parallel inputs with all possible input combinations decoded in a single level
 of high-speed logic
 - Up to 32 parallel input functions with a subset of input combinations decoded in only two logic levels
 - Available in four sizes with 12K, 20K, 25K, and 36K gates
- ◆ Variable-Length-Interconnect[™] delivers predictable performance and First-Time-Fit[™] layouts
 - High-speed direct connectivity minimizes connection lengths for maximum performance
 - Variable-length connections span from two logic blocks to the entire chip, including I/Os
 - Result is optimal length resource for every net
- ◆ Flexible on-chip clocking options deliver up to 250MHz performance
 - Four low-skew global clocks minimize clock variations within the chip
 - Two on-chip phase-locked loops (PLLS) synchronize on-chip clocks with the system clock
 - PLLs provide 1x, 2x, and 3x frequency multiplication for on-chip clock synthesis
 - Clocks generated on-chip may be used as global clocks
- ◆ Vantis' hierarchical design methodology and DesignDirect™ software provide Ease-of-Success™ and First-Time-Fit
 - DesignDirect software supports Verilog and VHDL hardware description languages (HDLs) for design flexibility
 - Integrates easily with a variety of third-party front-end design entry, simulation, and synthesis tools
 - Easy-to-learn mapping and layout software coupled with fast run times and superior quality of results contribute to maximum productivity
 - Vantis design software ensures First-Time-Fit results by examining a design prior to the placeand-route phase and determining whether or not it will fit into the chosen VF1™ FPGA
- Pin-locking feature ensures that I/O pin assignments will not change when moving a design from one VF1 FPGA size to another or when making design changes
 - When making design changes or shifting density, special routing logic enables pin-locking with minimal performance degradation
 - Allows shifting to higher or lower density FPGA without making changes to board layout
- ◆ Zero-power Edge Connect lines allow easy implementation of NOR functions on input lines
 - Eight Edge Connect lines—two per side of the chip
 - Input pins may be connected to these lines to implement NOR functions
 - NOR functions consume zero power



High-speed embedded dual-port memory simplifies the implementation of on-chip FIFOs and RAM

- Needs fewer bits than single-port architectures to implement FIFOs and register stacks
- Minimizes access time for both read and write cycles
- Over 6K bits of embedded SRAM in the largest VF1 FPGA device in 32x4 configurable blocks
- Specific configurations may be defined by the user

◆ Flexible I/O buffers allow interfacing to a wide variety of systems

- I/O buffers are compatible with both 3.3V and 5V I/O levels
- Programmable slew rates reduce output signal over/under shoot
- Three-state control for I/O bus interconnections allow multiplexing on long interconnect lines
- PCI-compatible I/Os, coupled with optional 33MHz and 66MHz PCI buffers, allow easy interfacing to PCI buses

♦ In-system programming via the built-in JTAG boundary scan port

- Allows VF1 FPGAs to be programmed after mounting on a printed-circuit board
- Reduces the need for on-board SPROM
- When coupled with pin-locking, allows design changes to be made and loaded without removing the device from the board

◆ Outperforms systems implemented with competitive reprogrammable FPGAs by 67% to 100%

- High-performance registered I/O improves chip speed
- On-chip phase-locked loops with the ability to double or triple input clocks, up to 200 MHz, allows the Vantis FPGA to run up to three times faster than the system clock
- Embedded memory has 5ns read/write access time for fast loads and stores
- Pipelined logic capable of 250 MHz operation supports the development of high-performance systems

Table 1. Available Devices in the VF1 Family

Features	VF1012	VF1020	VF1025	VF1036
Typical gates	12,000	20,000	25,000	36,000
Array size (VGB)	14x14	18x18	20x20	24x24
Logic flip-flops	784	1296	1600	2304
DPSRAM blocks (32x4)	28	36	40	48
Total RAM bits	3584	4608	5120	6144
Clock pins	4	4	4	4
Maximum I/Os	168	216	240	288
Maximum I/O flip-flops	336	432	480	576

Table 2. Package Types and Total I/O Pins (including clock pins)

Packages	VF1012	VF1020	VF1025	VF1036
352 BGA			244	292
256 BGA	172	208	208	208
208 PQFP	168	168	168	168
160 PQFP	128	128		
144 TQFP	112			



OPERATIONAL DESCRIPTION

The Vantis VF1 FPGA family offers FPGA designers a level of performance that was once available only to ASIC gate array designers. The VF1's Variable-Grain-Architecture minimizes the logic and interconnect resources needed to implement high-performance, complex functions. It supports logic configurations with three to six logic inputs with all possible input combinations decoded in a single LUT (look-up table) level. It also supports configurations with up to thirty-two partially-decoded parallel inputs that use only two LUT levels.

Coupled with high-performance Variable-Length-Interconnect (VLI) and from 3.6K to 6.1K bits of embedded dual-port SRAM, the Variable-Grain-Architecture delivers the best performance in the FPGA industry in a cost-effective solution that virtually guarantees design success.

Superior performance coupled with densities from 12K to 36K logic gates makes the Vantis VF1 family the best choice for high-performance, complex FPGA-based designs. Designers who create high-performance, high-density designs typically employ a design methodology based on hardware description languages (HDLs) such as Verilog or VHDL to speed the design process and manage complexity. The Vantis design methodology employs third-party HDL design tools coupled with Vantis' physical mapping and layout software.

The VF1 overview that follows describes a new, sophisticated FPGA architecture that includes a rich set of building blocks and interconnect resources. The VF1 family is manufactured in a state-of-the-art deep-submicron 0.18-micron (L_{effective}) process technology for high performance and small die size. It uses four layers of metal interconnect to further enhance performance, reduce die size, and lower cost.

Variable-Grain-Architecture

The VF1 FPGA family employs a new variable-granularity architecture that allows virtually any level of logic complexity to be implemented using minimum chip resources. It comprises three levels of logic hierarchy (Figure 1):

Top Level: Super Variable-Grain-Block (Super VGB), SRAM, and I/O Block (IOB). The highest level building block in the VF1 architecture is the Super VGB. It is a symmetrical structure, made up of four VGBs, that can be combined to create complex, high-performance functions using local building blocks and local interconnect resources. Supporting Super VGBs at the top level are dual-port embedded SRAM and input/output blocks.

Second Level: Variable-Grain-Block (VGB). The next level, the VGB, includes four CBBs, logic to combine two or more CBBs to implement wide logic functions. Wide-gating logic supports complex functions with up to sixteen parallel inputs within a single VGB. The VGB also includes high-speed carry logic to build high-performance arithmetic functions and common control logic.

Configurable Building Blocks (CBB). The CBB is the lowest level building block. It includes six logic inputs, two 8-bit look-up tables (LUTs) to define logic functions, a flip-flop to save results, selectable outputs, and interconnections to other FPGA resources. A single CBB can implement two 3-input functions or one 4-input function using only the logic within the CBB.






Figure 1. VF1 Family Architecture Hierarchy

A VF1 FPGA (Figure 1) is arranged in a matrix of Super VGBs, separated by routing channels made up of interconnect resources called Variable-Length-Interconnect. Figure 2 shows the architecture of the VF1025 FPGA. The VF1025 consists of a 20x20 matrix of VGBs with two columns of embedded SRAM running vertically near the center of the device. Each column of SRAM is

supported by dedicated SRAM address lines.

There are three IOBs for each row and column of VGBs on each side of the chip. The VF1025, therefore, has 60 IOBs per side, giving a total of 240 IOBs for the device. Two input Edge Connect lines on each side of the device (eight lines total) may be connected to their adjacent IOBs to implement an input NOR function. The Edge Connect lines consume no power, even when implemented as a NOR function




Figure 2. VF1 FPGA Architecture (VF1025 Shown)



A VGB in a VF1 FPGA corresponds roughly to one of the coarse-grained logic blocks found in competitive FPGA products—but a VGB is much more flexible. Its four CBBs can work independently as fine-grained elements to implement simple logic functions while using minimum resources, or they can be combined within the VGB and with other VGBs to handle very complex functions.

The following sections describe the VF1 architecture, starting at the CBB level and moving up the hierarchy.

CBB

A CBB consists of two parts: a configurable combinatorial element (CCE) and a configurable sequential element (CSE) (Figure 3). In general terms, the CCE receives logic inputs and generates outputs. The CSE stores and routes the outputs.




Figure 3. Configurable Building Block (CBB)

A CCE (Figure 4) contains two 8-bit, three-input look-up tables (3LUTs). The CCE receives inputs via VF1 Variable-Length-Interconnect routing resources, direct connections from adjacent VGBs, and local feedback within the VGB. (Inputs are covered in more detail later.) A LUT input decoder routes the inputs to the LUTs. The LUT input decoder spans all four CBBs in a VGB to enable the

combining of CBBs to create five- and six-input functions. These wider functions are described later.

Bit patterns loaded into the LUTs define the output generated by each input combination.




Figure 4. Configurable Combinatorial Element (CCE)

Mata

A C in a mux block indicates that the block's function is set by the VF1 configuration bitstream and is not a logical block that can be controlled dynamically



The two 3LUTs may generate individual outputs (Figure 4), or they may be combined into a 16-bit 4LUT that decodes four inputs (Figure 5). If the 3LUTs operate independently, one output follows the Feedthrough route to the CBB output while the other goes to the following CSE via the 3/4LUT path shown in Figure 4.

The Feedthrough line coming from the Input Switch is a special high-speed path that allows long-line routing resources to be routed from one line to another without going through a long-line switch matrix. The Feedthrough path provides better performance than the switch matrix path. This is covered in the *VGB Interconnect* section.




Figure 5. Four-Input CCE Configuration

The CSE (Figure 6) receives the outputs from the CCE via the top mux on the left (along with Carry Logic, CCE, and Wide Gating inputs) and the Feedthrough line on the bottom left. The top mux output may be stored in the CSE register or it may bypass the register and go directly to an output via a second mux. The output of the second mux goes to a direct connect line that connects to other VGBs and IOBs, and to a local feedback (LFB) line that connects to other CBBs within the same VGB.

The Feedthrough line from the lower 3LUT can be routed to VLI resources and to a second LFB line.






Figure 6. Configurable Sequential Element (CSE)

CSE register control signals consist of a clock enable (CE), a clock, and a direct set/reset. The register clock enable may be a common enable, a separately generated independent enable, or it may be tied to $V_{\rm CC}$.

Both the register clock (CLK) and the set/reset signal (S/R) may be configured to meet specific design requirements. The polarity of the clock can be selected by configuring the mux that precedes the clock input to the register. The set/reset source may be configured as either local (LSR) or global (GSR). If a local set/reset is selected, it applies to all the registers in one VGB.

The Feedthrough line can be routed to a long interconnect line via a dedicated driver. The driver can be enabled by either being tied to $V_{\rm cc}$ or by a locally-generated output enable (OE). This function allows a signal from a long interconnect line to enter a Super VGB via a CBB input, bypass CBB logic, and connect directly to a shared Super VGB long-line driver. The long-line driver connects the signal to another long interconnect line. This is an alternative to using a switch at an intersection of long lines. It adds additional drive to the signal, allows the signal to be connected to lines that are parallel to the original line as well as perpendicular, and may have less delay than a switch at a line intersection.

VGB

The second level in the VF1 FPGA family hierarchy is the Variable-Grain-Block, or VGB (Figure 7). A VGB contains four CBBs plus common control functions, wide gating logic, and high-speed carry logic.

A VGB is a very flexible structure that can be combined in a variety of ways to create very simple or very complex logic structures. A VGB can be viewed as a fine-grained architecture when each CBB is used to implement a separate logic function. It becomes a coarse-grained architecture when the entire VGB is dedicated to a single function.






Figure 7. Variable-Grain-Block (VGB)

Just as the LUTs within a single CBB can be combined to create complex functions, the CBBs within a VGB can be combined. By combining the four 8-bit 3LUTs in two CBBs into a single 32-bit 5LUT, all possible combinations of five logic inputs can be decoded (Figure 8). By combining all four CBBs in a VGB into a single 64-bit 6LUT, all possible combinations of six inputs can be decoded (Figure 9). The combined output becomes an input to one of the CSEs (Figure 6, upper-left mux).




Figure 8. Five-Input Function Using Two CBBs




Figure 9. Six-Input Function Using Four CBBs in One VGB



Figure 10 shows some of the possible fully-decoded combinations that can be implemented in a single VGB. The left VGB in Figure 10 shows some combinations that are possible without combining CBBs. A single VGB can implement eight three-input functions, or four four-input functions, or four three-input functions plus two four-input functions. Other combinations are also possible.




Figure 10. Examples of Logic Configurations in One VGB

The second VGB in Figure 10 shows some possible combinations when two CBBs are combined while two CBBs function independently. The combined CBBs form a 5LUT that implements a five-input function, while the independent CBBs implement various combinations of three- and four-input functions. The third VGB is configured for two five-input functions, and the fourth is configured for a single six-input function.

In many cases, however, an application does not require the decoding of every possible combination of a set of inputs. In these cases, configuring CBBs in combinations other than those described above can save device resources. For example, two CBBs may be configured as separate 4-input elements with their outputs multiplexed to decode an 8-input function using only two CBBs. Since each CBB decodes 16 combinations of four inputs, this configuration decodes 32 possible combinations of eight inputs.

Special wide-gating logic that is part of the VGB architecture is used to implement configurations up to 32 inputs in only two logic levels. The wide gating logic includes a dedicated 4LUT that is used to combine CBBs into functions with up to sixteen inputs using all four CBBs in one VGB (Figure 11). In this example, each CBB within a VGB is configured to fully decode four inputs.



Each of the four CBBs generates an output that becomes an input to the 4LUT in the wide gating logic. The 4LUT fully decodes the four inputs from the CBBs.




Figure 11. Decoding 16-Input Function Using Wide Gating Logic

The configuration in Figure 11 does not decode all 65,536 possible combinations of sixteen inputs. Instead, it decodes sixteen combinations of four inputs in each CBB for a total of 64 possible combinations. The wide-gating 16-bit LUT decodes sixteen possible combinations. The circuit, therefore, decodes 1024 combinations (16*64). For most logic functions this is quite adequate, and it is accomplished using only the high-speed, short-intraconnect logic contained in a single VGB.

Super VGB

The third hierarchical level is the Super VGB (Figure 12). It consists of four mirrored VGBs with four sets of shared long-connect multiplexers/drivers. The symmetrical arrangement of the Super VGB improves logic density and minimizes interconnect length for implementing complex functions. Inputs can come from any direction on the chip and outputs can go in any direction. Compared to architectures that force logic paths to flow in one general direction, this Super VGB symmetry shortens signal paths and thus improves both performance and density.






Figure 12. Super VGB Architecture

VF1ds-012

Each Super VGB has four sets of shared drivers, each set pointing in a different direction on the chip. These drivers allow a Super VGB to connect to the VLI lines (see *Interconnecting VGBs*) that provide general signal routing throughout the chip. Each set of shared drivers contains four individual drivers for a total of sixteen drivers in each Super VGB.

In addition to general interconnection of VGBs to long interconnect lines, the shared drivers are used to implement logic functions with up to 32 parallel inputs. Two 16-input functions (Figure 11) can be multiplexed using a shared driver, thus providing a 32-input function that decodes 2,048 possible conditions.

Interconnect Resources

In today's deep-submicron technologies, interconnect length often has a greater impact on device performance than gate or logic-block delays. The Vantis VF1 family minimizes most interconnect delays by providing multiple levels of interconnect resources that often allow complex functions to be implemented completely within a VGB or Super VGB. These complex functions, however, must be connected to other VGBs and to I/O blocks, therefore longer routing resources are needed.

The VF1 architecture provides three levels of high-performance interconnect resources:

- Local feedback allows CBB outputs to feed back to the inputs of all CBBs within the same VGB.
- Inter-VGB Direct connect routes the outputs of every CBB in every VGB to the inputs of eight nearby VGBs and to IOBs.
- Variable-Length-Interconnect resources provide programmable interconnects that may span two VGBs, four VGBs, eight VGBs, and the entire FPGA.



These interconnect resources provide highly efficient routes for making component connections while maintaining maximum performance levels. In addition to maximizing performance, the VF1 family interconnect methodology allows Vantis' optimization, mapping, and place-and-route software tools to achieve First-Time-Fit results. It also simplifies pin locking and density shifting when moving from one VF1 FPGA to another within the same package type.

Local Feedback

The earlier description of CBBs shows how local feedback lines (LFBs) are routed back from the CBB outputs toward the CBB inputs. These LFBs are then routed to the inputs of every CBB in the same VGB (Figure 13). Local feedback provides a very powerful, high-performance routing resource that works entirely within the VGB and uses no general routing resources.




Figure 13. Local Feedback



Inter-VGB Direct Connect

Every CBB in every VGB has a direct-connect output that connects it to the inputs of two CBBs in eight other nearby VGBs (Figure 14). The direct connect routing shown in the upper left portion of Figure 14 shows how direct-connect lines are routed when the output CBB is not near the edge of the VF1 FPGA. The routing shown in the lower right shows how a direct-connect output connects to three IOBs when the output CBB is near the edge of the device.




Figure 14. Inter-VGB Direct Connect


Only two direct-connect routes are shown in Figure 14, but every CBB in every VGB has the same direct-connect routing resources. The direct-connect capability allows VGBs that are adjacent to each other to be combined in very powerful logic structures without using slower general routing resources.



Variable-Length-Interconnect Resources

The VF1 family provides four types of Variable-Length-Interconnect resources that run in channels between Super VGBs, both horizontally and vertically (Figure 15). Two groups of interconnects run within each channel. Each group of interconnects includes the following:

- ◆ Long Connect: 16 lines run from edge to edge on the chip, both vertically and horizontally.
- ◆ Octal Connect: 4 lines span 8 VGBs both horizontally and vertically.
- ◆ Quad Connect: 4 lines span 4 VGBs (two Super VGBs) both horizontally and vertically.
- ◆ **Double (or Twin) Connect:** 8 lines span 2 VGBs both horizontally and vertically.



VF1ds-015

Figure 15. Variable-Length Interconnect Resources

The sixteen long-connect lines can be used to implement three-state buses, whereas octal, quad, and double connect lines cannot. CBBs can connect directly to octal, quad, and double connect lines, but cannot connect directly to long lines. A VGB output connects to a long line resource by using a shared long-line driver in a Super VGB.

VLI lines change direction by connecting with other VLI lines at switch matrixes located at the intersections of the horizontal and vertical groups of lines. Long lines, however, can bypass the switch matrix by using a CBB Feedthrough line, as described in the CBB section.



Interconnect Performance Considerations

Short connections deliver better performance than long connections. Interconnect resources, in order of performance, are:

- ◆ Local feedback within a single VGB
- ◆ Direct-connect lines between VGBs and from VGBs to IOBs
- ◆ Dual lines that span two VGBs
- ◆ Quad lines that span four VGBs
- ◆ Octal lines that span eight VGBs
- ◆ Long lines that span the entire VF1 FPGA

Vantis' DesignDirect software selects routing resources and calculates timing for both routing and logic delays. Designers can control routing indirectly by specifying timing constraints that must be met by the DesignDirect tools.

Carry Logic

Every VGB includes high-speed carry logic that facilitates the implementation of arithmetic circuits such as adders, subtracters, bit shifters, up/down counters, and comparators. To improve arithmetic speed, the carry chain within a VGB is placed between the CCEs and the CSEs within each CBB (Figure 16).



Figure 16. Carry Routing Within a VGB

A VGB receives a carry input from a preceding VGB in the arithmetic chain, and generates a carry for the following VGB (Figure 17). The carry chain between VGBs starts with the bottom VGB in a column and proceeds vertically through the column. Each column of VGBs has its own carry chain.






Figure 17. Carry Routing Between VGBs

Embedded Memory

Every VF1 FPGA family member includes embedded memory configured as 32x4 dual-port SRAM blocks (Figure 2). The dual-port configuration (one read/write port and one read port) allows an application to read from the read port while it is reading from or writing to the read/write port. This allows applications such as FIFOs and register stacks to run much faster, and requires only half as many memory bits to implement as a single-port RAM would require.

Specific memory structures are created by the Vantis DesignDirect software and are implemented by the configuration bitstream. In addition, initial memory contents can be loaded at configuration time.




Figure 18. VF1 Dual-Port SRAM



The embedded memory is implemented as two columns of memory blocks that run the full length of the FPGA device (Figure 2). Two columns of Super VGBs (four columns of VGBs) run between the memory columns, and additional columns of Super VGBs are outside the memory columns. This configuration minimizes the distance between Super VGBs and embedded memory, thus allowing shorter interconnects and faster memory access. It also simplifies density shifting and pin locking features. Table 3 lists the memory capacity of each VF1 FPGA family member.

Table 3. VF1 Embedded Memory C	apacity
--------------------------------	---------

	VF1012	VF1020	VF1025	VF1036
VGB Array Size	14 x 14	18 x 18	20 x 20	24 x 24
Embedded Memory Blocks	28	36	40	48
Total Memory Bits	3584	4608	5120	6144

Note:

For a detailed description of memory access modes and timing, refer to the "VF1 Dual-Port SRAM Architecture and Timing" Technical Note.

One port of each SRAM block is a read/write port and the other is a read-only port (Figure 18). The read/write port on the left of Figure 18 consists of a write/read address input (WRAD) that may be stored in Read Address Registers, or may bypass the registers and go directly to the Read/Write Port. For write operations, the write address is stored in the Read/Write Port and write data is stored in the Write Data Registers.




Figure 19, VF1 Dual-port SRAM Routing Resources

Memory read and write addresses come from dedicated SRAM address buses (Figure 19). There are five read address lines, five write address lines, and six control lines (including global clocks) connected to each 32x4 memory block. The SRAM address bus is driven by VLI quad and long lines. Read/write data for the read/write port connect to VLI long lines. Read data from the read port and output enable lines connect to any VLI resources.



Memory Modes

The VF1 embedded memory supports six single- and dual-port synchronous and asynchronous read and synchronous write operations. All single-port operations use the read/write port. The read-only port is used for dual-port operations. All write operations are synchronous. Read operations may be synchronous or asynchronous.

In dual-port operations, it is possible to read from the read port at the same time that the read/write port is performing a read or write. It is also possible to access the same address simultaneously. If the read/write port writes to an address at the same time that the read port reads the address, the read port will read the old contents of the address until the next clock cycle, at which time the contents of the address will change to the new data.

The mode diagrams that follow represent memory behavior and not physical memory implementation. The modes are:

- ◆ Single-port synchronous read/write (Figure 20). Both read and write operations are synchronized by WRCLK. Synchronous read operations register read data on the output.
- ♦ Single-port synchronous write/asynchronous read (Figure 21). This operation is identical to the synchronous read/write except that read data is not registered on the output.
- ◆ Single-port synchronous write/asynchronous read, registered read address (Figure 22). The read address is registered prior to the read/write port using a separate clock (ADDRCLK), rather than the WRCLK that is used for write and synchronous read operations.
- ◆ **Dual-port synchronous read/write (Figure 23).** This function adds a second read port to the single-port synchronous read/write operation. The read port functions identically to the read operations in the read/write port.
- ◆ Dual-port synchronous write/asynchronous read (Figure 24). In this mode the read port performs asynchronous reads while the read/write port performs synchronous writes or asynchronous reads.
- ◆ Dual-port synchronous write/asynchronous read, registered read address (Figure 25). The read port performs registered address read operations.

The timing diagrams in Figures 26-29 show the timing relationships for each mode. Write timing applies to the read/write port only, and read timing is identical for each port.

Note:

More detailed descriptions of these memory modes, plus detailed timing diagrams of each mode, are found in the "VF1 Dual-Port SRAM Architecture and Timing" Technical Note.






Figure 20. Single-Port Synchronous Read/Write

VF1ds-020

VF1ds-021

Note:

Diagram only represents behavior and not physical implementation




Figure 21. Single-Port Synchronous Write/Asynchronous Read

VF1 FPGA Family






Figure 22. Single-Port Synchronous Write/Asynchronous Read, Registered Read Address




Figure 23. Dual-Port Synchronous Read/Write






Figure 24. Dual-Port Synchronous Write/Asynchronous Read




Figure 25. Dual-Port Synchronous Write/Asynchronous Read, Registered Read Address






Figure 26. Synchronous Write Timing




Figure 27. Synchronous Read Timing






Figure 28. Asynchronous Read Timing




Figure 29. Asynchronous Read Timing with Registered Read Address



Input/Output Blocks

Input/output blocks (IOBs) provide an interface between the internal logic functions of the VF1 FPGA and the remainder of the system in which the device is installed. IOBs support input and output functions, and interface the VF1 FPGA to both 3.3V and 5V I/O levels.

IOB regions lie on all four sides of the FPGA (Figure 2). Each programmable IOB includes a pad, input logic, and output logic (Figure 30). The input and output sections function separately from each other, sharing only the I/O pad and common Set/Reset logic. The common Set/Reset signal is either the VF1 Global Set/Reset, or a local set/reset.

Separate input and output enable signals allow an IOB to function as both an input pin and an output pin in a design.




Figure 30. VF1 Input/Output Block (IOB)

Figure 31 gives a more detailed view of the programmable IOB. Both the input and output sections share a common set/reset signal. The set/reset may be locally-generated (LSR), or it may be the VF1 global signal (GSR). The input and output sections use separate clocks and separate clock enables.

The IOB input section includes an input buffer, input register/latch, and programmable logic to connect the input to appropriate interconnect lines. The input signal may either be registered or bypass the register. When the register is used, a delay may be inserted between the input pad and the register (Figure 32) to ensure zero hold time for the register when using an external clock. The delay is not used when an on-chip PLL generates the clock (refer to the PLL description later in this document).

Input signals may be routed to long lines, to shift-connect lines, to edge-connect lines, or directly to VGBs via direct connect lines. The long-line connections may be permanently enabled by tying to V_{cc} , disabled by tying to GND, or dynamically controlled via a locally-generated signal. Other connections are established when the VF1 FPGA is configured. Connections are described in more detail following the IOB output description.






Figure 31. VF1 Input/Output Block

Note:

Edge-Connect input has polarity control

The IOB output section includes programmable interconnections from the VF1 logic, an output register, and an output buffer with programmable slew rate control (Figures 31 and 32). Output data may come from direct connect lines, long lines, or shift-connect lines. The output may be permanently enabled or disabled by tying to $V_{\rm cc}$ or GND, or controlled dynamically by a locally-generated enable signal.






Figure 32. VF1 I/O Buffer

The VF1 I/O buffer (Figure 32) offers designers a wide selection of programmable capabilities:

- ◆ Three-state control capability for interfacing to buses
- ◆ Programmable pull-up resistor for a weak high bias
- ◆ **Programmable Bus-Friendly™ architecture** to hold the last output value when the IOB goes into high-impedance mode
- ◆ Output slew rate control to reduce ringing
- ◆ Programmable input delay allows zero hold time from external clock
- ◆ IEEE 1149.1 boundary scan capability to simplify board testing






Figure 33. IOB Interconnect

IOBs may connect to long lines, shift-connect lines, direct-connect lines, and Edge Connect lines (Figure 33). Long-line connections allow any VGB anywhere in the VF1 FPGA to be connected to IOBs. Long-line connections are made to routing resources that are perpendicular to the edge of the device where the IOB is located. Each IOB may connect to two long-line channels.

Shift-connect lines give the VF1 FPGA family a very powerful pin-locking capability when a design moves a design to either a higher or lower density VF1 FPGA. Shift-connect lines expand an IOBs long-line connection span from two channels to four, making it much more efficient to lock pin assignments when shifting from one device density to another.


Direct-connect lines connect IOBs directly with VGBs that are near the edge of the VF1 FPGA. These are the fastest connections between logic elements and I/O elements.

Edge Connect lines apply to inputs only. An IOB input section may be configured to connect to an Edge Connect line as well as another data line. The Edge Connect lines (two per side of the VF1 FPGA) are used to implement input NOR functions on IOB inputs.



Global Interconnect and PLL

Global signals in the VF1 family include four global clocks and a global set/reset function (Figure 34). The Set/Reset signal input is at one corner of the VF1 FPGA. The four global clock inputs are distributed with one CLK input at each corner. Two of the global clocks may be applied to embedded phase-locked loop (PLL) circuits for clock deskewing and frequency multiplication.



VF1ds-034

Figure 34. VF1 Global Interconnect

All four global clocks have individual clock trees that distribute them throughout the VF1 FPGA (Figure 35). These clock trees cannot be subdivided. Clocks associated with PLLs may either bypass the PLL circuit or may be applied to the PLL with the PLL output applied to the clock tree. In addition, clocks may be generated within the VF1 FPGA and distributed using the global clock tree (the VLI input in Figure 35).

Maximum input frequency on any clock pin is 250 MHz. Operation at the maximum frequency requires certain design considerations. Refer to Vantis applications notes for guidelines on high-frequency designs.





Figure 35. Global Clocks and PLL



PLL

206

The embedded analog PLL circuits can be used to deskew clocks from one chip to another and to synthesize on-chip clocks using an external reference frequency (usually an external clock input).



VF1ds-036

Figure 36. Deskewing Clocks with PLLs

Clock skew from one chip to another robs a system of much of its performance by delaying the generation of reliable outputs from larger chips. When a system clock is applied to two chips of different sizes (Figure 36), the clock will propagate through the chips at different rates. For example, the clock will reach flip-flop 4 in Chip A (Figure 36, upper diagrams) much sooner than it reaches flip-flop 8 in Chip B. Process and environmental variables also contribute to clock skew within a chip.

The waveforms (Figure 37, upper waveforms) show the results of skew in the two chips. The dotted lines in the chip waveforms show when the system clock reaches the first flip-flop in the chip and when it reaches the last. The solid line shows when the clock reaches the mid-point along each chip's clock trunk.

A PLL can "shift" the reference clock within a chip and reduce the time that it takes for the chip to generate its output. The PLL works by monitoring the reference clock and the clock signal at the end of the chip's clock trunk (Figure 36, lower diagrams). It then shifts the clock phase so that the shifted clock pulse reaches the end of each chip at the same time that the system clock reaches the chip input. The PLL effectively synthesizes a new clock at the same frequency as the system clock, but slightly shifted in phase (Figure 37, lower waveforms).






Figure 37. PLL Waveforms for Deskewing Clocks

Table 4. PLL operating conditions

Symbol	Parameter	Min	Max	Unit	Output Frequency
t _{RISE}	Input clock rise time		5	ns	
t _{FALL}	Input fall time		5	ns	
t _{INDUTY}		40	60	%	
F _{CLK1}	Input Clock Frequency with multiplication factor of 1	30	150	MHz	30 to 150 MHz
F _{CLK2}	Input Clock Frequency with multiplication factor of 2		100	MHz	32 to 200 MHz
F _{CLK3}	Input Clock Frequency with multiplication factor of 3		66	MHz	48 to 198 MHz
t _{INCLKSTB}	Input Clock Stability (between adjacent clocks)		100	ps	
^t lock	Time for PLL to acquire lock		30	μs	
^t totjitter	Total jitter on PLL output (both accumulated and phase-to-phase measures as peak-to-peak)		500	ps	
toutduty	Duty cycle for PLL output	40	60	%	

The PLL can also be used to synthesize on-chip clocks that are multiples of the system clock frequency, up to a maximum of 200MHz. For example, if the system clock operates at 66MHz, the on-chip PLL can double the clock to 132MHz or triple it to 198MHz. If the system clock runs at 100 MHz, the PLL can double it to 200 MHz for use within the VF1 FPGA.

Table 4 lists the PLL operating conditions.

As shown in Table 4 (see t_{LOCK} signal), the PLL will acquire a lock on the reference clock within 30 μ s, but it may acquire a lock much sooner. A LOCK status signal goes high when a lock is



acquired, so it is possible either to wait 30 µs or to test the LOCK signal to assure that the PLL has acquired a lock.

Global Set/Reset

The VF1 global set/reset signal (Figure 38) may be generated externally and applied to the VF1 FPGA via the Global Set/Reset input pin, or it may be generated within the VF1 FPGA. In addition, the polarity of the set/reset signal may be selected. Both of these conditions are determined at configuration time.




Figure 38. Global Set/Reset

Design Methodology

Complex systems with greater than 10K gates require a sophisticated software-based design methodology. While a schematic-based methodology may be adequate for smaller designs, and sometimes for portions of larger designs, a hardware-description language (HDL) is more appropriate for developing complex designs.

The Vantis design flow consists of two parts (Figure 39):

- ◆ **Design development** using third-party front-end development tools. These tools provide design entry, simulation, synthesis, and timing analysis. Designs are transferred from these tools to the Vantis tools in an EDIF file format. Some third-party tools can provide timing constraint files for use by the Vantis tools.
- ◆ **Design implementation** using Vantis physical design tools. These technology-specific tools provide optimization, mapping, timing calculation, and device programming. The output is a JEDEC bit-stream file for programming VF1 FPGAs via the JTAG port or the dedicated programming port.



The Vantis tools include a design manager, graphical user interface, and a logic editor and viewer. The logic editor and viewer enable viewing and moving logic elements down to the VGB level.




Figure 39. Vantis Design Methodology

Vantis design environment tools are timing driven, using timing constraint files that are provided by the third-party front-end tools (Figure 40). The Vantis tools generate timing files that can be fed back to the front-end tools for further simulation and timing analysis. The output of the design process is a configuration bitstream that is loaded a VF1 FPGA during configuration.






Figure 40. DesignDirect Inputs and Outputs

Detailed descriptions of the Vantis design methodology and tools are found in the *Design Methodology Users Manual* on the software CD-ROM.

JTAG Compatibility

VF1 family FPGA products are fully compliant with JTAG 1149.1. They implement the following standard JTAG instructions:

- BYPASS
- ◆ SAMPLE/PRELOAD
- ◆ EXTEST
- ◆ HIGHZ
- **◆** USERCODE
- ◆ IDCODE
- ◆ INTEST

In addition, they implement three non-standard instructions that are used for configuring the VF1 FPGAs through the JTAG port. These instructions are described in the *Configuration modes* section that follows.

Configuration Modes

The VF1 family of devices consists of SRAM-based reprogrammable FPGAs that are configured, or programmed, every time they are powered up. Configuration is the process of loading configuration data into the device from either a companion SPROM or a host system (Figure 41).



The configuration data defines the device's functionality. In addition to power-up configuration, VF1 FPGAs can be reconfigured during operation (in-system programming) if the host system decides to change the device's functionality.

The following is a general description of each configuration mode. Detailed descriptions of all modes and timing are contained in the *VF1 Configuration Guide* Technical Note. The Vantis *VCM SPROM* data sheet describes the companion SPROM.




Figure 41. Configuring a VF1 FPGA

VF1ds-041

The VF1 FPGA family supports five configuration modes, two that use SPROMs and three that depend on a host processor. The modes are:

- Master serial mode. The VF1 automatically loads its configuration data from an external serial PROM.
- ◆ **Slave serial mode.** When two or more VF1 FPGAs in a system are loaded from the same PROM, the first device loaded is loaded in Master serial mode and subsequent devices are loaded in Slave serial mode. In this mode, the master device provides the CCLK signal to slave devices.
- ◆ **Asynchronous peripheral mode.** A host device provides configuration data a byte at a time in parallel to the VF1 FPGA. The VF1 FPGA serializes the data internally for loading.
- ◆ **Synchronous peripheral mode.** A host device provides the load clock to the VF1 FPGA and provides byte-wide configuration data on every eighth clock pulse.
- ◆ JTAG mode. The VF1 FPGA configuration data is loaded via the JTAG boundary scan circuitry. A host, such as a microprocessor, controls loading and provides configuration data.

Configuration modes are selected by the three mode pins, M0-M2, as shown in Table 5.

Configuration Mode	M2	M1	M0
Master Serial	0	0	0
Slave Serial	1	ı	1
Synchronous Peripheral	0	1	1
Asynchronous Peripheral	1	0	1
JTAG	0	0	1

Table 5. Configuration Mode Selection Pins

Modes are described briefly below. The Technical Note VF1 Configuration Guide provides comprehensive guidelines.

With the exception of the pins directly involved in configuration, all VF1 I/O pins are in three-state mode during configuration. Following configuration the state of the I/O pins is determined by the configuration pattern. Table 5 lists the pins that are used by the various configuration modes.



Table 6. Pins Used in Configuration Modes

Master Serial	Slave Serial	Synchronous Peripheral	Asynchronous Peripheral	JTAG	User Operation
M0 (1)	M0 (I)	M0 (1)	M0 (I)	M0 (1)	(I/O)/RTRIG
M1 (I)	M1 (I)	MI (I)	M1 (I)	M1 (1)	(1/O)/RDO
M2 (1)	M2 (I)	M2 (I)	M2 (1)	M2 (I)	(1/0)
/PROGRAM (I)	/PROGRAM (I)	/PROGRAM (I)	/PROGRAM (1)	/PROGRAM (I)	/PROGRAM (1)
/INIT (OD)	/INIT (OD)	ANIT (OD)	/INIT (OD)	/INIT (OD)	(1/0)
DONE (OD)	DONE (OD)	DONE (OD)	DONE (OD)	DONE (OD)	DONE (OD)
HDC (O)	HLC (O)	HLC (O)	HLC (O)	ARTONIA CONTRACTOR CON	(I/O)
/LDC (O)	\textstyle{\textstyle{LDC}(0)}	/LDC (O)	ALDC (O)		([VO)
CCLK (O)	CCLK (I)	CCLK (I)	CCLK (O)		CCLK (I)
TDI (I)	TDI (I)	TD1 (1)	TDI (I)	TDI (I)	TD1 (I)
TCLX (1)	TCLK (I)	TCLX (1)	TCLK (I)	TCLK (I)	TCLK (I)
TMS (I)	TMS (I)	TMS (1)	TMS (I)	TMS (I)	TMS (1)
TDO (0)	TDO (0)	TDO (O)	TDO (O)	TDO (0)	TDO (0)
DOUT (O)	DOUT (O)	DOUT (O)	DOUT (O)		(NO)
DINO (I)	DINO (I)	DINO (I)	DIN0 (1)	100 pp	(1/0)
		DIN1 (I)	DIN1 (I)		(1/0)
		DIN2 (I)	DIN2 (1)		(1/0)
		DIN3 (I)	DIN3 (I)		(I/O)
		DIN4 (I)	DIN4 (I)		(1/0)
		DIN5 (I)	DIN5 (I)		(1/0)
		DIN6 (1)	DIN6 (I)		(1/0)
		DIN7 (I)	DIN7 (I)		(NO)
	RDY/(/BUSY)(0)	RDY/(/BUSY)(O)		(1/0)	
			/CS0 (I)		(1/0)
			CSI (I)		(1/0)
			/WS (1)		(1/0)
			/RS (1)		(1/0)

Notes:

l = Input
O = Output
OD = Open Drain
I/O = Input/Output



Functions of the configuration mode signals are described below. Refer to the individual mode descriptions that follow for timing relationships of these signals.

M0/RTRIG M1/RDO

M2

Three multiplexed I/O pins that select the configuration mode. During configuration, these pins are input pins and are sampled right after initialization to determine the configuration mode. In normal mode, M0 and M1 can be used as RTRIG and RDO for non-

JTAG read-back.

/PROGRAM

A dedicated input pin that initiates configuration. A low level clears the configuration memory and puts the device into a WAIT state. The MODE pins are sampled. A low-to-high transition clears the configuration memory once more and starts the configuration process. If this pin is high during power up, the device will skip the WAIT state after clearing the configuration memory and will go

directly into configuration mode.

/INIT

A multiplexed I/O pin that indicates initialization status. During device configuration /INIT is an open-drain status pin that can also be used to reset the serial EPROM for a Master device. A low /INIT when /PROGRAM is high indicates initialization is not complete and the device is not ready to receive data for configuration. Tying all the /INIT pins from different devices together ensures the Master device does not start configuration until all slave devices are initialized. For non-JTAG configuration modes, holding the /INIT pin low externally will delay configuration.

DONE

A dedicated open drain pin that signals when configuration is done. A low output indicates the device is in configuration. A high output indicates configuration is done and all the I/Os will be enabled. For non-JTAG configuration modes, enabling of all the I/Os

in different devices can be synchronized by tying all the DONE pins together.

HDC /LDC A multiplexed I/O status pin that is Low During Configuration.

A multiplexed I/O status pin that is Low During Configuration.

CCLK

A dedicated I/O pin for configuration clock input or output. In the Master mode, this pin is the clock output from an internal oscillator that drives the serial EPROM and Slave VF1 FPGAs. In the Slave mode and Synchronous Peripheral mode, this pin receives a

clock from the Master VF1 FPGA or from a host source.

TDI, TCLK, TMS, TDO

TDI, TCLK, and TMS are dedicated input pins; TDO is a dedicated output pin. These pins are used for JTAG boundary scan functions and for programming VFI FPGAs in JTAG mode.

DOUT

A multiplexed I/O pin to pass configuration data from the first VF1 FPGA in a chain to subsequent devices. During configuration, this is an output pin for sending DIN data to daisy-chained devices.

DINO-7

Seven multiplexed I/O pins for byte-wide data input. During Synchronous and Asynchronous Peripheral modes, these input pins

receive parallel configuration data.

RDY/(/BUSY)

A multiplexed I/O Ready or Busy status pin. This pin indicates when it is appropriate to write another byte of data into the VF1 FPGA during Peripheral mode configuration. In Asynchronous peripheral mode, the pin is high (RDY) when the VF1 is ready to receive data, and it is low (/BUSY) when the VF1 is processing the last byte it received. In Synchronous peripheral mode, the signal is normally low and goes high for one CCLK period to acknowledge the receipt of a byte of configuration data.

/CS0, CS1, /WS, /RS

Multiplexed I/O pins. These four inputs are used in Asynchronous Peripheral mode. The chip is selected when /CSO is low and CSI is high. While the chip is selected, a low on /WS loads the data on DIN [0:7] into the internal data register. A low on /RS changes DIN7 into a status pin that outputs the same signal as the RDY/(/BUSY) pin.






Figure 42. Master Serial Mode

Master Serial Mode

In Master serial mode, configuration data is loaded automatically from a serial PROM into the VF1 FPGA (Figure 42). On power-up, or when a PROGRAM command is received, both the /INIT signal and the DONE signal from the VF1 FPGA go low, generating /CE and /RESET signals to the serial EEPROM.

The /INIT signal goes high, enabling the output of the EEPROM. The VF1 FPGA generates the configuration clock, CCLK, and applies it to the EEPROM. CCLK clocks the configuration data out of the EEPROM and clocks it into the VF1 FPGA.

If two or more EEPROMs are required to hold the configuration data, the first EEPROM pulls its /CASOUT signal low when it has loaded its last data bit, enabling the second EEPROM to provide subsequent configuration data. The loading continues until the VF1 FPGA is fully configured at which time DONE goes high, halting the configuration process.

Configuration can also be initiated by the /PROGRAM command.

Both /INIT and DONE are open-collector drivers that require external pull-up resistors.

Slave Serial Mode

Slave serial mode is normally used when two or more VF1 FPGAs are configured in a daisy chain (Figure 43). In Figure 43 first VF1 FPGA in the chain is configured as a Master and all following devices are slaves. Two SPROMs are shown to illustrate how they may be cascaded to provide adequate storage for multiple configuration bitstreams. The Master VF1 FPGA generates the CCLK configuration clock for all devices in the chain as well as for the SPROMs.






Figure 43. Slave Serial Mode

Configuration starts and proceeds the same as in Master serial mode until the Master device is loaded. At that point, the Master transmits subsequent configuration data out on its DOUT pin. That data goes to the DIN pin of the second device. When that device is loaded, it transmits subsequent data on its DOUT pin to the third device. This process continues until all VF1 FPGAs in the chain have been configured.

Figure 43 shows VF1 slave-mode devices following a master-mode device. This is not the only case in which slave-mode configuration is used. It may also be used following VF1 FPGAs configured in Synchronous or Asynchronous peripheral modes, or when a host system configures a VF1 FPGA directly in serial mode.

Asynchronous Peripheral Mode

Asynchronous Peripheral mode is used to load one or more VF1 FPGAs with byte-wide data from a microprocessor bus (Figure 44). The VF1 FPGA serializes each byte internally, so this mode offers no speed advantage over serial modes. Data transfer is made on the trailing edge of the logical AND of signals /WS and /CS0 being low and /RS and /CS1 being high. Chip select signals can be cycled or maintained at a static level during the configuration process. Each byte of data is written into the VF1 FPGA's DIN [7:0] input pins.






Figure 44. Asynchronous Peripheral Mode

When two or more VF1 FPGAs are daisy-chained for configuration, the lead device loads itself first and then it presents serial configuration data on its DOUT pin. It also generates the CCLK clock signal to control shifting of data into subsequent slave-mode devices in the daisy chain.

The RDY/(/BUSY) status output indicates when another byte can be loaded from the host system. A high indicates that the VF1 FPGA is ready to receive another byte, while a low indicates that it cannot accept a byte. The length of the low signal will vary depending on the shifting status of previously loaded bytes. In addition to appearing on its status pin, the RDY/(/BUSY) signal can be multiplexed on the DIN7 pin by setting chip select pin /WR high and setting pin /RD low.

Synchronous Peripheral Mode

In Synchronous Peripheral mode, a host system presents byte-wide data over a microprocessor bus and controls shifting of that data by inputting a clock signal to the VF1 FPGA's CCLK pin (Figure 45). The first data byte is clocked into the VF1 FPGA on the rising edge of the second CCLK pulse after /INIT goes high. Bytes are then clocked in on every eighth CCLK pulse. In this mode, the RDY/(/BUSY) signal acknowledges the loading of the byte by going high for one CCLK period on the same clock that loaded the byte. CCLK must remain active after the last byte is loaded to complete the shifting.






Figure 45. Synchronous Peripheral Mode

Synchronous Peripheral mode can be used in daisy-chain configurations. The first VF1 FPGA in the chain loads itself, and then presents serial data on its DOUT pin for loading into the following devices in the chain. CCLK is applied in parallel to all devices from the host system. The data appears on DOUT 1.5 cycles after it is loaded in parallel, which means that DOUT changes on a falling CCLK edge and the next VF1 FPGA loads data on the next rising edge.


JTAG Mode

In JTAG mode, VF1 FPGAs are configured using the JTAG pins TCLK, TMS TDI, and TDO. Three additional JTAG instructions support JTAG configuration mode:

- ◆ **PROG_MODE.** This instruction places the VF1 FPGA in programming mode.
- ◆ **PROGRAM.** Once the VF1 FPGA is in programming mode, this instruction shifts configuration data into the VF1 FPGA.
- ◆ **VERIFY.** After configuration this instruction is used to read back all configuration, VGB and I/O flip-flops, and embedded SRAM bits in the device.

A host system such as a microprocessor controls the configuration of the VF1 FPGA or devices and supplies configuration data. The host also provides the configuration clock.





If two or more VF1 FPGAs are to be configured, they are arranged in a daisy chain with all devices selected for JTAG mode configuration (Figure 46). Data is applied to the TDI pin of the first device and the TDO pin of that device is connected to the TDI pin of the next device. The TMS and TCLK signals from the host are applied to all VF1 FPGAs in parallel.

In-System Programming

A VF1 FPGA is normally loaded with a configuration program when its host system is powered up. As described in the section above, this is often accomplished by loading the program from a separate SPROM. In the case of the Vantis VF1 family, the program may also be loaded through the JTAG port or the dedicated programming port.

The typical FPGA, however, is part of a larger system that includes a microprocessor. The system design can often be simplified by having the microprocessor, rather than a separate serial PROM, configure the VF1 FPGA. The microprocessor can configure the VF1 FPGA using host-driven Slave mode, Asynchronous Peripheral mode, Synchronous Peripheral mode, or JTAG mode. In most applications, JTAG mode will be used.

Using a host microprocessor to load the VF1 FPGA simplifies making design changes or installing ECOs after the device has been installed in a system. The new configuration program can simply be loaded into the microprocessor and then loaded into the VF1 FPGA, eliminating the need to swap PROMs or any other physical part of the system. It also allows dynamic changing of system




functionality by allowing multiple configuration programs to reside in the host system and be loaded into the VF1 FPGAs as needed.

Core Program

Vantis plans to offer high-value, reusable cores as part of its VF1 family. The first cores in this program are PCI cores that support both the 33MHz and 66MHz standards. Detailed information will be published later.



ORDERING INFORMATION



TECHNICAL SPECIFICATIONS

The following pages contain preliminary technical specifications for the VF1 family.



ABSOLUTE MAXIMUM RATINGS

Storage Temperature
Device Junction Temperature +120°C
Supply Voltage with Respect to Ground0.5 V to +4.0 V
DC Input Voltage0.5 to 5.5 V
Static Discharge Voltage 2000 V
Latchup Current (0°C to +70°C)200 mA

Note:

Stresses above those listed under Absolute Maximum Ratings may cause permantent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability.

OPERATING RANGES

Ambient Temperature (T_A) Operating in Free Air
Supply Voltage (V _{CC}) with Respect to Ground +3.0 V to +3.6 V

Note:

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS

Parameter	Parameter Description	Min	Max	Unit
v _{ist}	Input High Voltage	2.0		V
V _{IL}	Input Low Voltage		0.8	v
I _{IH1}	Input High Leakage Current (Vin = Max V _{CC} = 3.6V)		10.0	μА
լ _{ուլ}	Input Low Leakage Current (Vin = 0V)		-10.0	μА
I _{1H2}	Input High Leakage Current with Pull Up (Vin = Max V _{CC} =3.6V)		10.0	μА
I _{IL2}	Input Low Leakage Current with Pull Up (Vin = 0V)		-100.0	μА
I _{IH3}	Input High Leakage Current with Bus Friendly (Vin = Max V _{CC} =3.6V)		10.0	μA
I _{IL3}	Input Low Leakage Current with Bus Friendly (Vin = 0V)		-10.0	μΑ
V _{OH}	Output High Voltage @ I _{OH} = -4.0mA (LVTTL) (V _{CC} = 3.0V)	2.4		V
	Output High Voltage @ I _{OH} = -500uA (LVCMOS) (V _{CC} = 3.0V)	0.9V _{CC}		V
v _{ol}	Output Low Voltage @ $I_{OL} = 12.0$ mA (LVTTL) ($V_{CC} = 3.0$ V)		0.4	٧
	Output Low Voltage @ I _{OL} = 1.5mA (LVCMOS) (V _{CC} = 3.0V)		0.1V _{CC}	V
Lozhi	Off State Output Leakage with Bus High		10.0	μА
I _{OZL1}	Off State Output Leakage with Bus Low		-10.0	μΑ
I _{OZH2}	Off State Output Leakage with Bus High (Pull Up) (Note 1)		10.0	μΑ
I _{OZL2}	Off State Output Leakage with Bus Low (Pull Up) (Note 1)		-100.0	μA
I _{OZH3}	Off State Output Leakage with Bus High (Bus Friendly)		10.0	μA
l _{OZL3}	Off State Output Leakage with Bus Low (Bus Friendly)		-10.0	μA
l _{sc}	Output Short Circuit Current (Vout = 0.5V) ($V_{CC} = Max V_{CC} = 3.6V$)		300.0	mA
Sl _{CC}	Standby Supply Current (Nominal V _{CC})		6.0	mA

Notes.

- 1. JTAG and dedicated configuration pins have only Pull Up option.
- 2. Usage of PLL adds 20mA per PLL to the dynamic I_{CC}.



AC CHARACTERISTICS

The following tables contain preliminary AC timing parameters for the VF1 FPGA family. It is recommended that the timing analysis tools in Vantis' DesignDirect software be used to calculate timing for a design. However, the following tables can be used to develop approximate delays for small circuits. Interconnect delays and interconnect driver delays are not included in these tables. Timing information will be updated as final characterization is done. The latest timing information is published on the Vantis Web site (www.vantis.com).

Input AC Parameters

IOB General Input Delays

Parameter	Parameter Description	Test Conditions	-1	-2	Unit
t _{IN}	IOB Standard Input Delay	IOB to Direct Connect to CBB 4LUT	0.9	0.7	ns
L _{INXI} .	IOB Transparent Input Latch Delay without Delay		1.5	1.2	ns
t _{inxl.d}	10B Transparent Input Latch Delay with Delay		6.4	5.3	ns
t _{IILEA}	Input Long Line Enable Time		1.8	1.5	ns
t _{iller}	Input Long Line Disable Time		2.4	2.0	ns

IOB Input Set/Reset Delays

Parameter	Parameter Description	-1	-2	Unit
t _{ISRGO}	IOB Input Register (Latch) Global Set/Reset → Interconnect Lines	1.5	1.2	ns
t _{ISRLO}	IOB Input Register (Latch) Local Set/Reset → Interconnect Lines	2.4	2.0	ns
t _{ISRGREC}	10B Input Register (Latch) Global Set/Reset Recovery Time	0.5	0.4	ns
t _{ISRLREC}	IOB Input Register (Latch) Local Set/Reset Recovery Time	1.0	0.8	ns

IOB Input Register (Latch) Global Clock (Gate) Delays

Parameter	Parameter Description	-1	-2	Unit
¹ trigs	10B Input Register (Latch) Global Clock (Gate) Setup Time Without Delay	0.0	0.0	ns
t _{IRLGH}	10B Input Register (Latch) Global Clock (Gate) Hold Time Without Delay	0.8	0.6	ns
t _{IRLGSD}	10B Input Register (Latch) Global Clock (Gate) Setup Time With Delay	5.0	4.1	ns
t _{IRLGHD}	10B Input Register (Latch) Global Clock (Gate) Hold Time With Delay	0.0	0.0	ns
LIRLGCO	10B Input Register (Latch) Global Clock (Gate) → Interconnect Lines	1.8	1.5	ns
t _{IRLGCES}	IOB Input Register (Latch) Global Clock Enable Setup Time	• 0.9	0.7	ns
t _{IRLGCEH}	10B Input Register (Latch) Global Clock Enable Hold Time	0.0	0.0	ns

IOB Input Register (Latch) Local Clock (Gate) Delays

Parameter	Parameter Description	-1	-2	Unit
t _{irils}	IOB Input Register (Latch) Local Clock (Gate) Setup Time Without Delay	0.0	0.0	ns
Чишн	10B Input Register (Latch) Local Clock (Gate) Hold Time Without Delay	1.8	1.5	ns
t _{IRLLSD}	IOB Input Register (Latch) Local Clock (Gate) Setup Time With Delay	4.0	3.3	ns
t _{IRLLHD}	IOB Input Register (Latch) Local Clock (Gate) Hold Time With Delay	0.0	0.0	ns
t _{IRLLCO}	IOB Input Register (Latch) Local Clock (Gate) → Interconnect Lines	2.8	2.3	ns



IOB Input Register (Latch) Local Clock (Gate) Delays (Continued)

Parameter	Parameter Description	-1	-2	Unit
t _{IRILCES}	IOB Input Register (Latch) Local Clock Enable Setup Time	0.0	0.0	ns
t _{IRLLCEH}	10B Input Register (Latch) Local Clock Enable Hold Time	0.8	0.6	ns

Output AC Parameters

IOB General Output Delays

Parameter	Parameter Description	Test Conditions	-1	-2	Unit
tour .	IOB Standard Output Delay to Pad		4.0	3.3	ns
t _{oea}	Output Buffer Enable Time		4.5	3.7	ns
t _{OER}	Output Buffer Disable Time	CBB 4LUT Direct Connect to IOB	6.2	5.1	ns
t _{SDW}	Output Buffer Slow Slew Rate Adder		1.8	1.5	ns

IOB Output Set/Reset Delays

Parameter	Parameter Description	-1	-2	Unit
t _{ORSRGO}	IOB Output Register Global Set/Reset → Pad	4.1	3.4	ns
torsrlo	IOB Output Register Local Set/Reset → Pad	5.1	4.2	ns
t _{ORGREC}	IOB Output Register Global Set/Reset Recovery Time	0.5	0.4	ns
t _{ORLREC}	IOB Output Register Local Set/Reset Recovery Time	1.0	0.8	ns

IOB Output Register Global Clock Delays

Parameter	Parameter Description	-1	-2	Unit
t _{ORGS}	IOB Output Register Global Clock Setup Time	0.4	0.3	ns
torgh	IOB Output Register Global Clock Hold Time	0.4	0.3	ns
t _{ORGCO}	10B Output Register Global Clock → Pad	4.5	3.7	ns
torgces	10B Output Register Global Clock Enable Setup Time	1.0	0.8	ns
t _{ORGCEH}	10B Output Register Global Clock Enable Hold Time	0.0	0.0	ns

IOB Output Register Local Clock Delays

Parameter	Parameter Description	-1	-2	Unit
toris	IOB Output Register Local Clock Setup Time	0.0	0.0	ns
t _{orlh}	IOB Output Register Local Clock Hold Time	1.4	1.1	ns
LORLCO	IOB Output Register Local Clock → Pad	5.4	4.5	ns
torices	IOB Output Register Local Clock Enable Setup Time	0.0	0.0	ns
LORLCEH	IOB Output Register Local Clock Enable Hold Time	0.8	0.6	ns



CBB AC Parameters

Combinatorial Configurable Building Block (CBB) Delays

Parameter	Parameter Description	Test Conditions	-1	-2	Unit
t _{3LUT}	CBB Input → LUT → CBB Output (3-LUT)		2.2	1.8	ns
t _{4LUT}	CBB Input → LUT → CBB Output (4-LUT)		3.2	2.6	ns
tsur	CBB Input → LUT → CBB Output (5-LUT)	IOB to Direct Connect to CBB to Direct Connect to IOB	3.6	3.0	ns
16LUT	CBB Input → LUT → CBB Output (6-LUT)		5.8	4.8	ns
t _{WG}	CBB Input → LUT → CBB Output (Wide Gate)		4.1	3.4	ns
t _{VFP}	CBB 3LUT Feedthrough		2.1	1.7	ns

Registered Configurable Building Block (CBB) VGB Global Clock Delays

Parameter	Parameter Description	-1	-2	Unit
t _{3LUTGS}	CBB Input → VGB Global Clock Setup Time (3-LUT)	1.2	1.0	ns
t _{4LUTGS}	CBB Input → VGB Global Clock Setup Time (4-LUT)	2.2	1.8	ns
t _{SLUTGS}	CBB Input → VGB Global Clock Setup Time (5-LUT)	2.6	2.1	ns
4 LUTGS	CBB Input → VGB Global Clock Setup Time (6-LUT)	4.7	3.9	ns
twas	CBB Input → VGB Global Clock Setup Time (Wide Gate)	3.0	2.5	ns
t _{3LUTGH}	CBB Input → VGB Global Clock Hold Time (3-LUT)	0.0	0.0	ns
t _{4uct} gh	CBB Input → VGB Global Clock Hold Time (4-LUT)	0.0	0.0	ns
t _{SLUTGH}	CBB Input → VGB Global Clock Hold Time (5-LUT)	0.0	0.0	ns
^t ылтан	CBB input → VGB Global Clock Hold Time (6-LUT)	0.0	0.0	ns
twggh	CBB Input → VGB Global Clock Hold Time (Wide Gate)	0.0	0.0	ns
tygco	VGB Global Clock → CBB Output	1.8	1.5	ns
tygces	VGB Global Clock Enable Setup Time	0.5	0.4	ns
t _{vGCEH}	VGB Global Clock Enable Hold Time	0.4	0.3	ns
t _{VGSR}	VGB Global Set/Reset → CBB Output	1.4	1.1	ns
t _{vgrec}	VGB Global Set/Reset Recovery Time	0.3	0.2	ns

Super VGB Control Signals

Parameter	Parameter Description	-1	-2	Unit	
t _{VFF}	VGB Feedthrough	1.1	0.9	ns	
t _{SDEA}	Shared Driver Enable Time	2.4	2.0	πs	
t _{SDER}	Shared Driver Disable Time	2.8	2.3	ns	



Registered Configurable Building Block (CBB) VGB Local Clock Delays

Parameter	Parameter Description	-1	-2	Unit
t _{3LUTLS}	CBB Input → VGB Local Clock Setup Time (3-LUT)	0.5	0.4	ns
t _{4LUTLS}	CBB Input → YGB Local Clock Setup Time (4-LUT)	1.4	1.1	ns
t _{5tutts}	CBB Input → VGB Local Clock Setup Time (5-LUT)	1.8	1.5	ns
t _{6LUTLS}	CBB Input → VGB Local Clock Setup Time (6-LUT)	4.0	3.3	ns
twGLS	CBB Input → VGB Local Clock Setup Time (Wide Gate)	2.3	1.9	ns
1311ЛТІН	CBB Input → VGB Local Clock Hold Time (3-LUT)	0.0	0.0	ns
LALUTEH	CBB Input → VGB Local Clock Hold Time (4-LUT)	0.0	0.0	ns
t _{slutih}	CBB Input → VGB Local Clock Hold Time (5-LUT)	0.0	0.0	ns
t _{битин}	CBB Input → VGB Local Clock Hold Time (6-LUT)	0.0	0.0	ns
twGLH	CBB Input → VGB Local Clock Hold Time (Wide Gate)	0.0	0.0	ns
tvico	VGB Local Clock → CBB Output	2.4	2.0	ns
tylces	VGB Local Clock Enable Setup Time	0.0	0.0	ns
tvlceh	VGB Local Clock Enable Hold Time	1.0	0.8	ns
t _{VLSR}	VGB Local Set/Reset → CBB Output	2.0	1.6	ns
t _{VLREC}	VGB Local Set/Reset Recovery Time	0.0	0.0	ns

VGB Carry Logic AC Parameters

VGB Combinatorial High Speed Carry Logic

Parameter	Parameter Description	Test Conditions	-1	-2	Unit
t _{opsum}	Operand/Control Input → Sum Logic Output → CBB Output		2.6	2.1	ns
t _{opcarry}	Operand/Control Input → Carry Logic Output	Direct Connect to CBB 3LUT	2.1	1.7	ns
t _{CSUM}	Carry Logic Input → Sum Logic Output → CBB Output	Carry Logic	1.0	0.8	ns
CCARRY	Carry Logic Input → Carry Logic Output		0.4	0.3	ns

VGB Registered Global Clock High Speed Carry Logic

Parameter	Parameter Description	-1	-2	Unit
topgs	Operand/Control Input → Sum Logic → VGB Global Clock Setup Time	1.6	1.3	ns
t _{OPGH}	Operand/Control Input → Sum Logic → VGB Global Clock Hold Time	0.0	0.0	ns
t _{CGS}	Carry Logic Input → Sum Logic → VGB Global Clock Setup Time	0.0	0.0	ns
t _{CGH}	Carry Logic Input → Sum Logic → VGB Global Clock Hold Time	0.6	0.5	ns

VGB Registered Local Clock High Speed Carry Logic

Parameter	Parameter Description	-1	-2	Unit	
t _{OPLS}	Operand/Control Input → Sum Logic → VGB Local Clock Setup Time	0.9	0.7	ns	
t _{OPLH}	Operand/Control Input → Sum Logic → VGB Local Clock Hold Time	0.0	0.0	ns	
tas	Carry Logic Input → Sum Logic → VGB Local Clock Setup Time	0.0	0.0	ns	
t _{CLH}	Carry Logic Input → Sum Logic → VGB Local Clock Hold Time	1.2	1.0	ns	



VF1 FAMILY PACKAGE PIN LISTS

VF1 family FPGA devices are available in five package types as listed in the table below. Pin lists for each package type and VF1 family device follow the table. The pin lists are arranged by package type and are sorted by signal type and name.

Within a given package, certain common signals appear on the same pins regardless of the VF1 FPGA in the package. For example, the VF1012, VF1020, VF1025, and VF1036 devices are available in the 256 BGA package. The SET/RESET signal, all CLKx inputs, JTAG interface signals, and all configuration signals appear on the same pins in the 256 BGA package for every member of the family. These common signals are listed at the beginning of each package type. These are followed by IOB (Input/Output Block) pin lists. IOB placement varies by family member within a single package type.


Each pin list includes a specification drawing of the package.

VF1 Family Package Options/Total Pins

Package	VF1012	VF1020	VF1025	VF1036		
352 BGA			244	292		
256 BGA	172	208	208	208		
208 PQFP	168	168	168	168		
160 PQFP	128	128				
144 TQFP	112					



352 BGA PACKAGE



		ype & Leadcount ring Number)		
Dimension)352 (B)/BAR-2)		
Codes	Min	Max	Note	
٨	1.10	1.65	overall thickness	
A1	0.50	0.70	ball height	
A2	0.60	0.95	body thickness	
A3	0.15	0.45	seating plane clearance	
D, E	35.00	BASIC	body size	
D1, E1	31.75	BASIC	ball footprint	
М	26	x 26	ball matrix size	
N	3	52	total ball count	
MR		4	number of rows deep	
e	1.27	BASIC	ball pitch	
b	0.60	0.90	ball diameter	
P	20,4 21.2	20,4 21.2	21.2	encapsulation area
S	0.635	BASIC	solder ball placement	



352 BGA Common Signals (VF1025, VF1036)

Group	Signal	Pin
	SET/RESET	D1
	CLKO	B4
Clock Inputs	CLK1	D25
	CLK2	AF23
	CLK3	ACI
	TDI	D26
JTAG Interface	TMS	D2
JIAG IIIJETIACE	TDO	AE4
	TCLK	A4
	PROGRAM	B23
Configuration, Dedicated	DONE	AC25
	CCLK	AF4
	HDC	E26
	/LDC	E23
	/INIT	E24
	MO	£25
	M1	F26
	M2	AB26
	/CSO	AB25
	CS1	AB24
	/RS	AB23
Configuration, Multiplexed	/ws	AC26
Configuration, Munipiexed	RDY/(/BUSY)	AC2
	DOUT	AB1
	D7	AB4
	D6	AB3
	D5	AB2
	D4	F4
	D3	EI
	D2	E2
	DI	E3
	DO	E4
	V _{CC} (17)	C3, AC3, C4, AC4, C23, AC23, C24, AC24, D3, AD3, D4, AD4, D13, AD23, D23, AD24, D24
Power Pins	GND (35)	A1, B26, AE1, A2, C1, AE2, A3, C2, AE3, A24, C25, AE24, A25, C26, AE25, A26, N1, AE26, B1, P26, AF1, B2, AD1, AF2, B3, AD2, AF3, B24, AD25, AF13, B25, AD26, AF24, AF25, AF26




352 BGA INPUT/OUTPUT BLOCKS (VF1025, VF1036)

IOB1		VF1036	Signal	VF1025	VF1036	Signal	VF1025	VF1036									
	A5	A5	IOB51	D20	Ð17	IOB101	V25	M26	10B151	AE15	AE21	IOB201	V4	AP8	IOB251	i -	P2
fOB2	D5	D5	IOB52	A21	A18	JOB102	V24	M25	10B152	AD15	AC21	IOB202	Ul	AE8	IOB252	<u> </u>	P3
IOB3	C5	C5	ЮВ53	B21	B18	ЮВ103	V23	M24	108153	AC15	AD21	108203	U2	AD8	10B253		P4
IOB4	B5	B5	IOB54	C21	C18	108104	W26	M23	IOB154	AF14	AF20	108204	U 3	AC8	ЮВ254		N2
IOB5	A6	A6	IOB55	D21	D18	108105	W25	N26	IOB155	AE14	AE20	10B205	U4	AF7	ЮВ255		N3
IOB6	B6	В6	10B56	A22	A19	108106	W24	N25	10B156	AD14	AD20	10B206	Ti	AE7	10B256	-	N4
IOB7	D6	D6	10B57	B22	B19	10B107	W23	N24	IOB157	AC14	AC20	108207	T2	AD7	IOB257		MI
IOB8	C6	C6	IOB58	C22	C19	IOB108	Y26	N23	IOB158	AE13	AF19	IOB208	Т3	AC7	10B258		M2
1089	A7	A7	IOB59	D22	D19	IOB109	Y25	P25	IOB159	AD13	AE19	IOB209	T4	APÓ	10B259	<u></u>	M3
IOB10	B7	B7	10860	A23	A20	IOB110	Y24	P24	10B160	AC13	AD19	IOB210	Ri	AE6	10B259 10B260		M4
IOBII	77	67	IOB61	E26	B20	IOB111	Y23	P23	10B161	AF12	AC19	IOB210	R2	AD6	10B261	 	L1
IOB12	D7	D7	10B62	E23	C20	ЮВ112	AA26	R26	IOB162	AE12	AF18	IOB211	R3	AC6	IOB262	-	1.2
10813	A8	A8	10B63	E24	D20	IOB112	AA25	R25	IOB163	AD12	AE18	IOB212	R4	AF5	108263	<u> </u>	
10B14	B8	B8	IOB64	E25	A21	108114	AA24	R24	10B164	AC12							1.3
10B15	C8	C8	10865	F26	B21	10B114	AA23	R23	IOB164	AC12	AD18	IOB214	Pl	AE5	IOB264		L4
IOB16	D11	D8	10866	F25	621	10B115	AB26				AC18	10B215	P2	AD5	IOB265		K1
IOB16 IOB17	A12	A9	10867		D21	10B116		T26	108166	AE8	AF17	10B216	P3	AC5	10B266	<u> </u>	K2
	B12			F23			AB25	T25	108167	AD8	AE17	IOB217	P4	AC2	IOB267	_	K3
lOB18		B9	10868	F24	A22	ЮВ118	AB24	T24	JOB168	AC8	AD17	10B218	N2	AB1	10B268		K4
IOB19	C12	C9	10869	G26	B22	IOB119	AB23	T23	108169	AF7	AC17	JOB219	N3	AB-1	10B269		J1
10B20	D12	D9	10870	G25	G22	EOB120	AC26	U26	108170	AE7	AF16	10B220	N4	AB3	10B270		J2
10B21	A13	A10	10871	G24	D22	IOB121	AE23	U25	IOB171	AD7	AE16	10B221	MI	AB2	IOB271		J3
IOB22	B13	B10	ЮВ72	G23	A23	IOB122	AF22	U24	IOB172	AC7	AD16	10B222	M2	AA3	IOB272		J4
IOB23	C13	C10	IOB73	H26	E26	ЮВ123	AC22	U23	IOB173	AF6	AC16	IOB223	M3	AA2	10B273		HI
IOB24	A14	D10	IOB74	H25	E23	IOB124	AD22	V26	IOB174	AE6	AF15	IOB224	M4	AA4	IOB274		H2
IOB25	B14	Al I	IOB75	H24	E24	IOB125	AE22	V25	ЮВ175	AD6	AE15	ЮВ225	LI	AA3	IOB275		H3
IOB26	C14	Bii	10В76	123	E25	10B126	AF21	V24	ЮВ176	AC/6	AD15	IOB226	H2	Yi	ЮВ276		H4
IOB27	D14	C11	10B77	M26	F26	ЮВ127	AE21	V23	108177	AF5	AC15	ЮВ227	Н3	Y2	IOB277		G1
10B28	AI5	DH	IOB78	M25	F25	10B128	AC21	₩26	108178	AE5	AF14	10B228	H4	Y3	ЮВ278		G2
IOB29	B15	A12	ЮВ79	M24	F23	10B129	AD21	W25	IOB179	AD5	AE14	IOB229	G1	Y4	10B279	İ.,	G3
IOB30	C15	Bt2	10B80	M23	F24	IOB136	AF20	W24	IOB180	AC5	AD14	10B230	G2	Wl	108280		G4
10B31	D15	C12	10B81	N26	G26	IOB131	AE20	₩23	10B181	AC2	AC14	IOB231	G3	₩2	IOB281		FI
10B32	A16	D12	10B82	N25	G25	IOB132	AD20	Y26	IOB182	AB1	AE13	IOB232	G4	₩3	IOB282		F2
IOB33	B16	A13	10B83	N24	G24	ЮВ133	AC20	Y25	10B183	AB4	AD13	IOB233	F1	W4	10B283		F3
IOB34	C16	B13	10B84	N23	G23	10B134	AF19	Y24	IOB184	AB3	AC13	IOB234	F2	VI	IOB284		F4
IOB35	D16	C13	IOB85	P25	H26	ЮВ135	AE19	Y23	IOB185	AB2	AF12	10B235	F3	V2	10B285		E1
10B36	A17	A14	ЮВ86	P24	H25	ЮВ136	AD19	AA26	10B186	AAI	AE12	108236	F4	V3	ЮВ286	T	E2
10837	B17	B14	10887	P23	H24	IOB137	AC19	AA25	10B187	AA2	AD12	108237	E1	V4	ЮВ287		E3
IOB38	C17	C14	10888	R26	H23	10B138	AF18	AA24	IOB188	AA4	AC12	IOB238	E2	D1	10B288		E4
IOB39	D17	D14	10B89	R25	J26	IOB139	AE18	4A23	IOB189	AA3	AFt1	10B239	E3	U2			
10B40	A18	A15	IOB90	R24	J25	IOB140	AD18	AB26	IOB190	Yi	AE11	10B240	E4	U3			
10841	B18	B15	10B91	R23	324	IOB141	AC18	AB25	IOB191	Y2	AD11	IOB241		14			
IOB42	C18	C15	10B92	T26	J23	IOB142	AF17	AB24	10B192	Y3	AC11	ЮВ242		TI			
IOB43	D18	D15	10B93	T25	K26	IOB143	AE17	AB23	10B193	Y4	AF10	IOB243	 	T2		T	
IOB44	A19	A16	IOB94	T24	K25	IOB144	AD17	AC26	10B194	WI	AE10	IOB244		Т3			
IOB45	B19	B16	ЮВ95	T23	K24	10B145	AC17	AE23	ЮВ195	W2	AD10	10B245	1	T4			
IOB46	C19	C16	10B96	U26	K23	10B146	AF16	AF22	108196	W3	AC10	10B246	 	Ri		· · · · ·	
IOB47	D19	D16	ЮВ97	U25	1.26	108147	AE16	AC22	IOB197	W4	AF9	IOB247	 	R2		-	
10B48	A20	A17	10898	U24	125	IOB148	AD16	AD22	10B198	VI	AE9	10B248	-	R3		-	
10B49	B20	B17	10B99	U23	L24	IOB149	AC16	AE22	10B199	V2	AD9	10B249	 	R4		 	-
IOB50	C20	C17	IOB100	V26	L23	ЮВ150	AF15	AF21	10B200	V3	AC9	10B250	 	P1		-	



256 BGA PACKAGE



	Vantis Pack Leade (JEDEC Draw		
	BGD (MO-151()256 B)/BAL-2) ¹	
Dimension Codes	Min	Max	Note
A	1.10	1.65	overall thickness
A1	0.50 0.70		ball height
A2	0.60 0.95		body thickness
A3	0.15 0.45		seating plane clearance
D, E	27.00	BASIC	body size
DI, EI	24.13	BASIC	ball footprint
M	20	x 20	ball matrix size
N	2	56	total ball count
MR		4	number of rows deep
e	1.27	BASIC	ball pitch
b	0.60 0.90		ball diameter
P	14.8	15.2	encapsulation area
8	0.635 BASIC		solder ball placement

Note:

^{1.} BGD is Vantis' internal abbreviation for a wirebonded, plastic, cavity-down ball grid array that has been thermally enhanced with a heat sink.



256 BGA COMMON SIGNALS (VF1012, VF1020, VF1025, VF1036)

Group	Signal	Pin					
	SET/RESET	D2					
	CLKO	B4					
Clock Inputs	CLKI	D19					
	CLK2	V17					
	CLK3	U3					
	TDI	D18					
JTAG Interface	TMS	D3					
JIAG IIBERACE	TDO	V4					
	TCLK	CÁ					
	/PROGRAM	C17					
Configuration, Dedicated	DONE	U18					
	CCLK	₩4					
	HDC	D20					
	/LDC	E17					
	/INIT	E18					
	МО	E19					
	M1	E20					
	M2	T19					
	/CSO	T18					
	CS1	T17					
	/RS	U20					
0.6	/WS	U19					
Configuration, Multiplexed	RDY/(/BUSY)	U2					
	DOUT	U1					
	D7	T4					
	D6	T3					
	D5	T2					
	D4	E1					
	D3	E2					
	D2	E3					
	D1	F.4					
	DO	D1					
	VCC (20)	B2, B3, B18, B19, C2, C3, C18, C19,D4, D17, U4, U17, V2, V3, V18, V19, W2, W3, W18, W19.					
Power Pins	GND (20)	A1, A2, A3, A18, A19, A20, B1, B20, C1, C20, V1, V20, W1, W20, Y1, Y2, Y3, Y18, Y19, Y20.					



256 BGA INPUT/OUTPUT BLOCKS (VF1012, VF1020, VF1025, VF1036)

Signal	VF1012	VF1020	VF1025	VF1036	Signal	VF1012	VF1020	VF1025	VF1036	Signal	VF1012	VF1020	VF1025	VF1036
1081	A4	A4	A4	A4	IOB51	G19	C16	A15	B14	IOB101	V12	R18		H20
IOB2	D5	D5	D5	D5	IOB52	G20	D16	B15		ЮВ102	W12	R17		J17
IOB3	C5	C5	C5	C5	10B53	HL7	A17	C15		IOB103	Y12	T20	N20	J18
1084	85	B5	B5	B5	10B54	H18	B17	D15		IOB104	V11	T19	N19	J19
IOB5	A5	A5	A5	A5	IOB55	H19	D20	A16	C14	IOB105	UII	718	N18	J20
IOB6	D6	D6	D6	D6	ЮВ56	H20	E17	816	D14	IOB106	WII	717	N17	K20
1087	D7	66	G6		10857	J17	E18	C16	A15	JOB107	Y11	1/20	P20	K17
10B8	C7	В6	B6		IOB58	K20	E19	D16		IOB108	W10	U19	P19	KIS
IOB9	B7	A6	A6		IOB59	K17	E20	A17		IOB109	V10	W17	P18	K19
10B10	A7	D 7	D7	C6	10В60	K18	FL7	B17		IOB110	1/10	Y17	P17	1.20
108(1	D8	C7	C7	B6	IOB61	K19	F18	D20	B15	108111	Y10	U16	R20	1.19
IOB12	C8	B7	B7	46	ЮВ62	L20	F19	E17	C15	10B112	U9	V16	R19	L17
10B13	B8	A7	A7		ЮВ63	L19	F20	E18	D15	ЮВ113	Y8	W 16	R18	L18
10B14	A8	D8	D8		10В64	L17	GIT	E19		10B114	W8	Y16	R17	M20
10B15	D9	C8	C8		10865	118	G18	E20		IOB115	ν8	U15	T20	М19
10B16	A10	B8	B8	D 7	10866	M20	619	F17		IOB116	U8	V15	T19	MIS
10B17	D10	A8	A8	C7	10B67	M19	G20	F18	A16	ЮВ117	y-	W15	T18	M17
10818	C10	D9	D9	B7	IOB68	M18	#17	F19	B16	108118	W7	Y15	717	N20
IOB19	B10	C9	<u>C9</u>		10869	M17	H18	F20	C16	IOB119	V7	U14	U20	N19
IOB20	All	B9	B9		10B70	N17	H19	G17	D16	IOB120	177	V14	U19	N18
10821	B11	A9	A9		10B71	P20	H20	G18	A17	10B121	196	W1+	W17	N17
10B22	D11	A10	A10	A7	10B72	P19	317	G19	B17	IOB122	Y5	Y14	Y17	P20
IOB23	G11	D10	D10	D8	IOB73	P18	/18	G20	D20	IOB123	W/5	1/13	V16	P19
10B23	A12	C10	C10	C8	10874	P17	119	H17	E17	10B124	VS.	1	V16	+
10B25	B12	B10	B10		10875	R20	120	H18	E18	10B125	U5		W16	
10B26	C12	All	A11		10876	R19	K20	H19	E19	IOB126	Y4	 	Y16	+
10B27	D12	B11	B11	 	10877	R18	K17	H20	E20	IOB127	122	V13	U15	P18
10828	D13	DII		B8	10878	R17	X18	317	F17	10B128	01	W13	V15	P17
10829	Al4	CII	 	A8	10879	T20	K19	J18		IOB129	T4	Y13	W15	R20
10B29 10B30	B14	AI2	 	D9	10В80	T19	1,20	119		10B130	13	Ut2	Y15	-
10831	C14	B12	D11	C9	10881	718	L19	120	 	10B131	T2	V12	Ula	+
10832	D14	G12	CII	89	10B82	117	117	K20	F18	10B132	T1	W12	V14	
10B32	A15	D12	A12	A9	IOB82	020	L18	K17	F19	IOB132	R4	Y12	W14	R19
	B15	A13	B12	A10	IOB84	U19	M20	K18	F20	10B133	R3	VII	Y14	R18
10834	C15	BI3	C12	D10	IOB85	W17	M19	K19	120	10B135	R2	611	t113	R17
10B35 10B36	D15	G13	D12	C10	IOB85	Y17	M19	120	 	IOB136	RI	W11	V13	1017
10836	A16	613	1014	Bio	10В87	016	M17	L19	 	10B137	P4	Y11	W13	
	-		+	All	10B88	V16	N20	114	G17	108138	P3	W10	Y13	+
10B38	B16	+	+	811	IOB89	W16	N19	+	G18	108130	P2	V10	113	T20
10B39 10B40	D16	D13	+	D11	10890	Y16	N18	 	G19	10B139	P1	U10	+	T19
			+	CII	10B91	U15	410	L17	uly	IOB141	N4	Y10	+	T18
10841	A17	A14	 	A12	10B91 10B92	V15		Lis		108141	M4	110		T17
10B42	B17	B14				W15		M20	 	10B142	M3	W9	-	U20
10B43	D20	C14	A13	B12	JOB93		h-17	ļ	G20	108143	M2	V9		L19
10B44	E17	D14	B13	C12	10B94	Y15	N17	M19 M18	H17	108144	M2 M1	U9 U9	U12	1 /17
IOR45	E18	A15	C13	D12	10B95								V12	Y17
IOB46	E19	815	D13	A13	ЮВ96	V14	P19	MI.	H18	10B146	13	Y8		
10847	E20	C15	A14	B13	10897	W14	P18		ļ	10B147	L4	W8	W12	L16
10848	F17	D15	B14	C13	toB98	Y14	P17	+	-	10B148	L2	V8	Y12	V16
10B49	G17	A16	C14	D13	10B99	U13	R20		ļ-,-,-	10B149	1.1	108	VII	W16
10850	618	B16	D14	Alá	10B100	U12	R19	<u> </u>	H19	IOB150	K2	Y7	Ull	Y16




256 BGA INPUT/OUTPUT BLOCKS (VF1012, VF1020, VF1025, VF1036)

Signal	VF1012	VF1020	VF1025	VF1036	Signal	VF1012	VF1020	VF1025	VF1036	Signal	VF1012	VF1020	VF1025	VF1036
10B151	К3	₩7			IOB201		H2		U7	IOB251				Li
IOB152	K4	V7			IOB202		H3			10B252				К2
IOB153	K1	U7			IOB203		H4			IOB253				КЗ
10B154	J4	Y6	Wil	U15	IOB204		GI			IOB254				K4
IOB155	HI	₩6	YII	V15	ЮВ205		G2	M4	Y6	IOB255				K1
tOB156	H2	V6	W10	₩15	IOB206		G3	М3	₩6	10B256				JI
10B157	Н3	U6	V10		IOB207		G4	M2	V6	IOB257				J2
IOB158	H4	Y5	UIO		10B208		F1	MI		108258			-	J3
ЮВ159	G1	W 5	Y10		10B209		F2	1.3		10B259			_	J4
IOB160	G2	V5	Y9	Y15	IOB210		F3	L4		IOB260				HI
108161	G3	U5	₩9	U14	108211		F4		U6	IOB261				H2
10B162	G4	Y4	V 9	V14	IOB212		Ei		Y5	ЮВ262				
108163	F4	U2	U9		IOB213		E2		₩5	IOB263				
10B164	El	UI	Υ8		IOB214		E3	1.2	V5	IOB264	-			
10B165	E2	T4	₩8		IOB215		E4	Li	U5	IOB265				Н3
10B166	E3	Т3	V8	W14	IOB216		Di	K2	Y4	IOB266		1		H4
108167	E4	T2	U8	Y14 .	IOB217			K3	U2	ЮВ267				G1
10B168	DI	TI	Y 7	U13	IOB218			K4	Ul	ЮВ268	 		_	1
10B169		R4	₩7	V13	IOB219	_		KI	T4	10B269				
lOB170		R3	V 7	W13	IOB220	<u> </u>		Ji	Т3	IOB270		<u> </u>		
108171		R2	U7	Y13	IOB221			J2	T2	10B271				G2
IOB172	 	Ri	Y6 -	U12	108222			јз	TI	IOB272	 	 		G3
ЮВ173		P4	₩6	V12	108223	-	 	J4		IOB273		 		G4
IOB174		P3	V6	W12	IOB224	 	 	HI		IOB274	ļ			
108175		P2	U6	Y12	IOB225		 	H2		IOB275	·			
10B176	<u> </u>	Pl	Y5	VIJ	IOB226	 	 	Н3	R4	IOB276	ļ		 	
10В177		N4	W5	UII	IOB227	 	-	H4	R3	IOB277	†		 	FI
IOB178	 		V5	Wil	IOB228	 	 	G1	R2	10B278	 	 	1	F2
IOB179		 	U5	Yll	IOB229			G2		108279	-	1	 	F3
IOB180			Y4	Wio	ЮВ230	-	 -	G3	-	ЮВ280	+	 	 	<u> </u>
IOB181	 	N3	U2	V10	IOB231		 	G4	 	10B281		!		
IOB182	 	N2	UI	U10	IOB232	<u> </u>	-	FI	RI	10B282	 		 	
IOB183		Ni	T4	Y10	IOB233			F2	P4	10B283	 	 	 	F4
IOB184	 	M4	Т3	Y9	10B234	 -		F3	P3	IOB284			1	E1
10B185		M3	T2	₩9	10B235	 		F4	†	IOB285	 	1	1	E2
10B186	 	M2	TI	V9	IOB236	 		El		IOB286		t		E3
10B187	-	Mil	R4	U9	IOB237	 		E2	ļ	108287	 	<u> </u>	 	E4
IOB188	 	L3	R3	Y8	IOB238	 	 	E3	P2	IOB288		 	<u> </u>	D1
10B189	1	L4	R2	W8	10B239	 	<u> </u>	E4	P1		 			
IOB190	1 -	12	Ri		IOB240	+	 	DI	N4		†		1	
10B191	1	Li	P4		IOB241	1	 		N3		†	 	†	†
IOB192	+	K2	P3		10B242		1	 	N2		1			1
ЮВ193	 	К3	P2	V8	10B243	1	\vdash	<u> </u>	NI	-			 	†
I0B194	-	K4	PI	U8	10B244	 	+	 	M4		 	<u> </u>		
ЮВ195	 	Ki	N/i	Y7	10B245	† ·	1	 	M3		1	f	·	
10B196	 	Jì	N3	 	IOB246		+		M2					1
10B197		J2	N2		IOB247	1		+	MI		 	 	1	+
IOB198		J3	N1	1	IOB248	 	+	 	1.3		+	†	 	1
IOB199	 	J4	-	W 7	IOB249	+	 		L4		 		 	t
IOB200	+	Ri		¥7	IOB250	_	+	+	1.2		1	1	 	1
100200		1 "1	L	1 1/	ichta ju	1		<u> </u>			1			



208 PQFP PACKAGE



16-038-PQR-1_AH PRH208 EC95 8-13-97 lv



208 PQFP Common Signals (VF1012, VF1020, VF1025, VF1036)

Group	Signal	Pin
	SET/RESET	207
	CLKO	2
Clock Inputs	CLK1	54
	CLK2	105
	CLK3	157
	TDI	53
JTAG Interface	TMS	208
JIAO IIICHACC	TDO	156
	TCLK	1
	/PROGRAM	52
Configuration, Dedicated	DONE	104
	CCLK	155
	HDC	55
	/LDC	56
	/INIT	57
	MO	58
	Mi	59
	M2	99
	/CSO	100
	CS1	101
	/RS	102
Configuration, Multiplexed	/WS	103
Conniguration, munipiexed	RDY/(/BUSY)	158
	DOUT	159
	D 7	160
	D6	161
	D5	162
	D4	202
	D3	203
	D2	204
	D1	205
	DO	206
Power Pins	VCC (16)	8, 112, 20, 125, 32, 137, 45, 149, 60, 164, 72, 177, 84, 189, 97, 201
	GND (16)	9, 21, 33, 46, 61, 73, 85, 98, 111, 124, 136, 148, 163, 176, 188, 200



256 PQFP INPUT/OUTPUT BLOCKS (VF1012, VF1020, VF1025, VF1036)

Signal	VF1012	VF1020	VF1025	VF1036	Signal	VF1012	VF1020	VF1025	VF1036	Signal	VF1012	VF1020	VF1025	VF1036
IOB1	3	3	3	3	10B51	65	48	40	37	IOB101	126	94		75
10B2	ģ	4	4	4	IOB52	66	49	41		IOB 102	127	95		76
10B3	5	5	5	5	10B53	67	50	42		IOB103	128	96	82	
10B4	6	6	6	6	10854	68	51	43		IOB104	129	99	83	
10B5	7	7	7	7	10B55	69	55	44	38	308105	150	100	86	
1086	10	10	10	10	ЮВ56	70	56	47	39	10B106	131	101	87	77
IOB7	11	11	11		IOB57	71	57	48	10	IOB107	132	102	88	78
10B8	12	12	12		10858	,	58	49		10B108	133	103	89	
1089	13	13	13		IOB59	74	59	50		10B109	134	106	90	1
10810	14	14	14	11	10860	75	62	51		JOB110	135	107	91	
10811	15	15	15	12	10861	26	63	55	41	10B111	1	108	92	
10812	16	16	16	13	ЮВ62	77	64	56	44	108112	138	109	93	79
IOB13	17	17	17	i	10863	78	65	57	43	10B113	139	110	94	80
10B14	18	18	18		JOB64	79	(sb	58		IOB114	140	113	95	81
10815	19	19	19		10B65	80	67	59		IOB115	141	114	96	†
10B16				14	ЮВ66	81	68	62		10B116	142	115	99	
ЮВ17	22	22	22	15	10867	82	69	63	44	108117	143	116	100	
10818	23	23	23	16	10В68	8,3	70	64	47	JOB118	141	117	101	82
10819	24				10869	86	71	65	48	10B119	145	118	102	83
10B20	25				10870	87		66	49	108120	146	119	103	86
IOB21	26				10871	88	74	67	50	108121	14"	120	106	87
10822	27			17	ЮВ72	89	75	68	53	10B122	150	121	107	88
10823	28			18	IOB73	90	 	59	55	IOB123	151	122	108	89
10824	29			19	IOB74	91		70	56	106124	152		109	
10825	30	24	24		10875	92		71	57	ЮВ125	153		110	
10B26	31	25	25		ЮВ76	93		 	58	10B126	154	 	113	-
10827	34	26	26		10877	94		74	59	IOB127	158	123	114	90
IOB26	35	27		22	10878	95		75	62	IOB128	159	126	115	91
10829	36	28		23	10B79	96	76		 	IOB129	160	127	116	92
10B30	37	29		24	10880	99	77	 	 	10B130	161	 	117	
10831	38	·			10881	100	78	 	}	10B131	162	 	118	 -
IOB32	39	 			IOB82	101	79	 	63	10B132	165		119	
IOB35	30				TOB83	102	80		64	108133	166	128	120	93
10B34	il	30	27	25	10884	103	81	 	65	ЮВ134	167	129	121	94
10835	42	31	28	26	10B85	106	 	76		10B135	168	130	122	95
10836	13	34	29		10B86	107	 	77		IOB136	169	131	123	+
10837	44				10887	108	 	78		108137	170	152	126	
10838	47		 	 	10888	109	82	1	66	10B138	171	133	127	
IOB39	48			 	10B89	110	83	 	67	IOB139	172	 	1	96
10840	49	35	 	27	10890	113	86	-	68	10B140	173		1	99
10841	50	36		28	10891	114	 	 	-	108141	174	 	 	100
10842	51	37		29	10892	115	 	-	 	108142	175	 	 	101
10843	55	38	30		10893	116	 	 -		IOB143	178	 	1	102
10844	56	39	31		10894	117	87	79	69	108144	179	 	 	103
10845	57	10	34		10895	118	88	80	70	IOB145	180	134	128	100
10846	58	41	35	30	10896	119	89	81	71	IOB146	181	135	129	107
10847	59	42	36	31	10B97	120	90			10B147	182	 	130	108
10848	62	43	37	34	10B98	121	91	 	 	10B148	183	138	1	109
10849	63	44	38	35	10B99	122	92	 	ļ	108149	184	139	+	110
IOB50	64	47	39	36	108100	123	95	 	74	IOB150	185	140	 	113




256 PQFP INPUT/OUTPUT BLOCKS (VF1012, VF1020, VF1025, VF1036)

Signal	VF1012	VF1020	VF1025	VF1036	Signal	VF1012	VF1020	VF1025	VF1036	Signal	VF1012	VF1020	VF1025	VF1036
IOB151	186	141			IOB201				143	IOB251				
IOB152	187	142	****		IOB202		190			IOB252				
IOB153		143			IOB203	_	191			IOB253				
IOB154	190	144	131	114	IOB204		192			IOB254				183
10B155	191	145	132	115	ЮВ205		193	180	144	10B255			1	184
IOB156	192	146	133	116	10B206		194	181	145	10B256				
ЮВ157	193	147			IOB207		195	182	146	108257	 		 	l
IOB158	194	150			IOB208		196			ЮВ258				
10B159	195	151			ЮВ209		197			10B259	 			185
IOB160	196	152		117	IOB210		198			10B260	 			186
108161	197	153		118	10B211	_	199	<u> </u>	147	108261	 		 	187
IOB162	198	154		119	IOB212		202		150	10B262	 			
IOB163	199	158	134		IOB213	_	203		151	10B263			 	
ЮВ164	202	159	135		IOB214		204	183	152	10B264	 			
IOB165	203	160			IOB215		205	184	153	IOB265	 			190
108166	204	161	138	120	10B216	-	206	185	154	IOB266	 		-	191
IOB167	205	162	139	121	IOB217	-		10/	158	IOB267	 			192
10B168	206	165	140	122	10B218	 		1	159	IOB268	 		 	172
IOB169	200	166	141	123	IOB219				160	IOB269				
IOB109		167	142	126	10B219			-	161	IOB270	├			
IOB170	 	168	143	127	10B221				162	IOB270	 	<u> </u>		193
				127		-	-				_		 	
IOB172		169	144		108222	-		10/	165	10B272	 -			194
108173	ļ	170	145		10B223	 	ļ	186		ЮВ273	 			195
10B174		171	146		10B224	ļ		187		10B274	-		 	
10B175		172	147	128	10B225	 				10B275	_	ļ	<u> </u>	
IOB176		173	150	129	IOB226	ļ		190	166	10B276	-			
IOB177		174	151	130	IOB227	ļ	ļ	191	167	IOB277	ļ			196
10B178			152		IOB228		ļ	192	168	IOB278				197
108179			153		IOB229	<u> </u>		193		IOB279			ļ	198
IOB180		Ì	154		IOB230	_		194	<u> </u>	10B280	L	<u> </u>		ļ
ЮВ181		175	158		ЮВ231			195		IOB281				
IOB182		178	159	131	10B232			196	169	IOB282				
10B183		179	160	132	IOB233			197	170	IOB283	L			199
ЮВ184			161		108234			198	171	IOB284			<u> </u>	202
10B185			162		10B235			199		10B285				203
IOB186			165		IOB236			202		IOB286				204
10B187		180	166	133	IOB237	ļ		203		10B287	1			205
IOB188		181	167	134	IOB238			204	172	IOB288		İ		206
10B189		182	168	135	IOB239			205	173					
10B190		183	169		ЮВ240	L		206	174					
ЮВ191		184	176		IOB241				175			L		L
IOB192		185	171		IOB242		T		178					
ЮВ193			172	138	ЮВ243				179			T		
10B194			173	139	10B244	1								
10B195			174	140	10B245	1						1		1
10B196	1		175		IOB246	 					T		1	T
108197			178		IOB247	1			180			ļ		T
IOB198			179		IOB248		1	1	181			1		1
ЮВ199		186		141	IOB249	†			182					1
10B200		187	 	142	IOB250			<u> </u>				t		
	1	1 30.		L		1							1	



160 PQFP PACKAGE



16-038-PQR-1 PQR160 12-22-95 lv



160 PQFP Common Signals (VF1012, VF1020)

Group	Signal	Pin
	SET/RESET	159
	CLKO	2
Clock Inputs	CLK1	42
	CLK2	81
	CLK3	121
A	TDI	41
TTAC Intention	TMS	160
JTAG Interface	TDO	120
	TCLK	1
	/PROGRAM	40
Configuration, Dedicated	DONE	80
	CCLK	119
	HDC	43
	/LDC	44
	/INIT	45
	MO	46
	M1	47
	M2	75
	/CSO	76
	CS1	77
	/RS	78
0.6	/W/S	79
Configuration, Multiplexed	RDY/(/BUSY)	122
	DOUT	123
	D7	124
	D6	125
	D5	126
	D4	154
	D3	155
	D2	156
	DI	157
	DO	158
	VCC (12)	8, 20, 33, 48, 60, 73, 88, 101, 113, 128, 141, 153
Power Pins	GND (12)	9, 21, 34, 49, 61, 74, 87, 100, 112, 127, 140, 152




160 PQFP INPUT/OUTPUT BLOCKS (VF1012, VF1020)

	012 VF1020	VF1012	Signal	VF1020	VF1012	Signal	VF1020	VF1012	Signal	VF1020	VF1012	Signal	VF1020	VF1012	Signal
			10B201	105	138	10B151			ЮВ101	36	53	10851	3	3	IOB1
	142		10B202	106	139	10B152			10B102	37	54	10B52	4	4	10B2
	143		IOB203	107		JOB153	72	95	IOB103	38	55	IOB53	5	5	IOB3
Tollog	144		10B204	108	142	IOB154	75	96	IOB104	39	56	10B54	6	6	IOB4
Toronto	145		IOB205	109	143	10B155	76	97	IOB105	43	57	IOB55	7	7	10B5
	146		108206	110	144	ЮВ156	77		10B106	44	58	10856	10	10	10B6
1089	147		108207	111	145	IOB157	78		10B107	45	59	10B57	11	11	1087
NOBIO	148		IOB208	114	146	10B158	79		10B108	46		IOB58	12	12	1088
1081	149		108209	115	147	10B159	82	98	IOB109	47	62	10B59	13	13	1089
	150		10B210	116	148	IOB160	83	99	tOB110	50	63	10860	14	14	10B10
10813	151		10B211	117	149	JOB161	84		108111	51		10861	15	15	10B11
1084	154		IOB212	118	150	IOB162	85	102	tOB112	52		10862	16	16	IOB12
TOB15	155	1	10B213	122	151	108163	86	103	10B113	53		10863	17	17	10B13
	156		10B214	123	154	IOB164	89	104	IOB114	54	64	IOB64	18	18	IOB14
NOBIT 22 22 NOB67 57 NOBIT 107 NOBIG 157 126 NOBIB 23 23 10886 58 NOBIB 108 NOBIB 158 129 NOBIG NO	157		108215	124	155	IOB165		105	10B115	55	65	10865	19	19	10815
10818 23 23 10868 58 10818 108 108168 158 129 10819 10820 10870 67 108120 110 91 108170 108171 10821 111 108171 10822 24 10872 69 63 108122 114 108172 130 10824 25 10874 108124 115 108124 116 108174 131 131 10825 24 10875 108125 117 108174 131 131 10825 24 10875 108125 117 108174 131 131 10827 10826 25 10876 70 108124 116 108174 131 131 10827 10828 27 10878 108128 123 93 108178 10829 28 10879 72 64 108127 122 92 108178 10818 10811 10811 10811 10811 132 10832 125 10880 75 65 108150 125 108180 108181 132 10832 126 10883 78 108133 108183 134 108185 131 108185 131 108185 131 108185 131 108185 108185 131 108185 131 108185 131 108185 131 108185 108187 132 108188 155 10886 83 108136 108187 132 108185 133 108185 134 108185 133 108185 108186 135 108187 135 108187 135 108188 135 108185 108187 135 108187 135 108186 135 108187 135 108187 135 108187 135 108188 135 108188 135 108188 135 108188 135 108188 135 108188 135 108188 135 108188 135 108188 135 108188 135 108188 135 108188 135 108188 135 108188 135 108188 135 108188 135 108188 135 108188 135 108189 135 108189 135 108190 135 108190 135 108192 135 108194 108191 136 108194 108194 136 108194 136 108194 108194 136 108195 108195 136 108195 136 108195 108195 108195 108195	158		108216	125	156	IOB166		106	IOB116	56	66	10866			10816
TOB19		1		126	157	IOB167		107	108117	57		ЮВ67	22	22	10817
TOB20				129	158	IOB168		108	10B118	58		10868	23	23	1OB18
TOB21		1				IOB169	90	109	10B119	59		10869			ЮВ19
TOB22 24		1				10B170	91	110	IOB120		6?	10870		 	IOB20
10823 25						10B171		111	IOB121	62	68	ЮВ71			10B21
10824 26		1				10B172		114	10B122	63	69	10872		24	IOB22
10B25				130		IOB173		115	10B123		 	юв73		25	10823
16826 25 16876 70 168126 118 168176 16827 26 16877 71 168127 122 92 168177 16828 27 16878 168128 123 93 168178 16829 28 16879 72 64 168129 124 94 168179 16830 29 16880 75 65 168130 125 168180 16831 16881 76 66 168131 126 168181 132 16832 16883 78 168133 168183 134 16833 30 27 16884 79 168134 130 168183 134 16834 30 27 16884 79 168134 130 168184 16835 31 28 16885 82 168135 131 068185 16836 29 16886 83 168136 95		1		131		10B174		116	IOB124			10874		26	10B24
10827		1			1	ЮВ175		117	IOB125			10875	24	-	10B25
10828 27		1			1	JOB176		118	10B126	1	70	10876	25		IOB26
IOB29 28 HOB79 72 64 HOB129 124 94 HOB179 1 IOB30 29 HOB80 75 65 HOB130 125 HOB180 1 IOB31 HOB81 76 66 HOB131 126 HOB181 132 1 IOB32 HOB82 77 HOB132 129 HOB182 133 134 1 IOB33 HOB83 78 HOB133 HOB183 134 1 134 1 108183 134 1 108183 134 1 108183 134 1 108183 134 1 108183 134 1 108183 134 1 108183 134 1 108183 134 1 108183 134 1 108183 134 1 108184 1 108184 1 108184 1 108183 134 108184 1 108185 1 108185 1 108185						10B177	92	122	10B127		71	10877	26		10827
10830 29 10880 75 65 108150 125 108180 132 108181 132 133 108131 126 108181 132 133 133 133 133 133 133 133 133 133 134 133 108182 133 134 136 108183 134 134 136 108183 134		1				IOB178	93	123	10B128		1	10878	1	27	10B28
10831 10881 76 66 108131 126 108181 132 10832 10882 77 108132 129 108182 133 10835 16883 78 108133 108183 134 10834 30 27 10884 79 108154 130 108184 10835 31 28 10885 82 108135 151 108185 10836 29 10886 83 108136 95 108186 10837 32 10887 84 108137 96 108187 10838 35 10888 85 67 108138 97 108188 10839 36 10889 86 68 108139 132 108189 10840 57 30890 89 69 108140 133 108190 135 10841 38 10891 108141 134 108191 136						IOB179	94	124	ЮВ129	64	72	10879		28	10829
10832 10882 77 108132 129 108182 133 10835 16883 78 108133 108183 134 10834 30 27 10884 79 108154 130 108184 10835 31 28 10885 82 108135 151 108185 10836 29 10886 83 108136 95 108186 10837 32 10887 84 108137 96 108187 10838 35 10888 85 67 108138 97 108188 10839 36 10889 86 68 108139 132 108189 10840 57 30890 89 69 108140 133 108190 135 10841 38 10891 108141 134 108191 136 10842 39 10892 90 108142 108192 137 10843 <td></td> <th></th> <td></td> <td></td> <td></td> <td>IOB180</td> <td></td> <td>125</td> <td>IOB130</td> <td>65</td> <td>75</td> <td>10886</td> <td></td> <td>29</td> <td>10B30</td>						IOB180		125	IOB130	65	75	10886		29	10B30
10835 10883 78 108133 108183 134 10834 39 27 10884 79 108134 130 108184 10835 31 28 10885 82 108135 131 108185 10836 29 10886 83 108136 95 108186 10837 32 10887 84 108137 96 108187 10838 35 10888 85 67 108138 97 108188 10839 36 10889 86 68 108139 132 108189 10840 57 10890 89 69 108140 133 108190 135 10841 38 10891 108141 134 108191 136 10842 39 10892 90 10842 108192 137 10843 43 30 10895 91 108145 135 98 108195				132		10B181		126	10B131	66	76	10881			IOB31
10834 39 27 10884 79 108134 130 108184 108184 108185 108185 108185 108185 108185 108185 108185 108185 108185 108185 108185 108185 108185 108186 108186 108186 108186 108186 108186 108187 108186 108187 108188 108187 108188 108187 108188 108187 108188 108187 108188 108188 108189 108188 108189 108189 108189 108189 108189 108189 108189 108199 135 108199 135 108199 135 108199 135 108199 136 108191 136 108191 136 108191 136 108191 136 108192 137 108193 108192 137 108194 108194 108194 108194 108194 108194 108194 108194 108194 108195 108195 108146 136 99		1		133		30B182		129	10B132		77	10B82			IOB32
10835 31 28 10885 82 108135 131 108185 10836 29 10886 83 108136 95 108186 10837 32 10887 84 108157 96 108187 10838 35 10888 85 67 108138 97 108188 10839 36 10889 86 68 108139 132 108189 10840 37 10890 89 69 108140 135 108190 135 10841 38 10891 108141 134 108191 136 10842 39 10892 90 108142 108192 137 10843 43 30 10893 91 108143 108193 108193 10844 49 31 10895 108145 135 98 108195 10846 46 10896 108146 136 99 108196 <td></td> <th></th> <td></td> <td>134</td> <td></td> <td>IOB183</td> <td></td> <td></td> <td>108133</td> <td></td> <td>78</td> <td>10883</td> <td></td> <td></td> <td>IOB33</td>				134		IOB183			108133		78	10883			IOB33
10836 29 10886 83 108136 95 108186 10837 32 10887 84 108157 96 108187 10838 55 10888 85 67 108138 97 108188 10839 36 10889 86 68 108139 132 108189 10840 37 10890 89 69 108140 135 108190 135 10841 38 10891 108141 134 108191 136 10842 39 10892 90 108142 108192 137 10843 43 30 10893 91 108143 108193 108193 10844 49 31 10894 108144 108194 108194 10845 45 10895 108145 135 98 108195 10846 46 10896 108146 136 99 108196						10B184		130	10B134		79	10B84	27	30	10B34
10837 32 10887 84 108157 96 108187 10838 35 10888 85 67 108138 97 108188 10839 36 10889 86 68 108139 132 108189 10840 37 10890 89 69 108140 133 108190 135 10841 38 10891 108141 134 108191 136 10842 39 10892 90 108142 108192 157 10843 43 30 10893 91 108143 108193 108193 10844 44 31 10894 108144 108194 108194 10845 45 10895 108145 135 98 108195 10846 46 10896 108146 136 99 108196						TOB185		131	10B135		82	10B85	28	31	10B35
10838 55 10888 85 67 108138 97 108188 10839 56 10889 86 68 108139 132 108189 135 108189 135 108140 135 108141 138 10891 108141 134 108191 136 10842 39 10892 90 108142 108192 137 10843 43 30 10893 91 108143 108144 108194 108144 44 31 10844 44 31 10895 108145 135 98 108195 10846 46 10896 108146 136 99 108196 108						JOB186	95		10B136		83	10B86	29		10836
10839 56 10889 86 68 108139 132 108189 108189 108189 108189 108189 108190 135 108190 135 108190 135 108190 135 108190 135 108191 136 108191 136 108191 136 108191 136 108191 136 108191 136 108191 136 108192 137 108192 137 108193 108193 108193 108193 108194 108194 108194 108194 108194 108194 108194 108194 108195 108195 108195 108196						108187	96		IOB137		84	10B87		32	IOB37
10840 57 10890 89 69 108140 133 108190 135 10841 38 10891 108141 154 108191 136 10842 39 10892 90 108142 108192 137 10843 43 30 10893 91 108143 108193 108193 10844 44 31 10894 108144 108194 108194 10845 45 10895 108145 155 98 108195 10846 46 10896 108146 136 99 108196						10B188	97		10B138	67	85	ЮВ88		35	JOB38
10841 38 10891 108141 154 108191 136 10842 39 10892 90 108142 108192 137 10843 43 30 10893 91 108143 108193 10844 44 31 10894 108144 108194 10845 45 10895 108145 135 98 108195 10846 46 10896 108146 136 99 108196						10B189		132	10B139	68	86	10889		36	IOB39
10842 59 10892 90 108142 108192 137 10843 43 30 10895 91 108193 108193 10844 44 31 10894 108144 108194 108194 10845 45 10895 108145 135 98 108195 10846 46 10896 108146 136 99 108196				135		108190		133	10B140	69	89	10B90		37	IOB-i0
10843 43 30 10893 91 108143 108193 10844 43 31 10894 108144 108194 10845 45 10895 108145 135 98 108195 10846 46 10896 108146 136 99 108196				136		108191		134	10B141	T.	T	(OB91		38	IOB41
10844 49 31 10894 108144 108194 10845 45 10895 108145 135 98 108195 10846 46 10896 108146 136 99 108196				137		10B192			10B142	T	90	10В92		39	10B42
10845 45 10895 108145 135 98 108195 10846 46 10896 108146 136 99 108196						IOB193			10B143	I	91	10B93	30	43	10B43
10846 46 10896 108146 136 99 108196						10B194			[6 TOB144		1	IOB94	31	44	10B44
						10B195	98	135	10B145		T	IOB95		45	IOB45
10847 47 10807 92 70 108147 137 108197						10B196	99	136	10B146	T		10В96		46	10846
1000 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1						10B197		137	108147	70	92	10B97	1	47	ЮВ47
10848 50 10898 93 71 108148 102 108198					T	108198	102	1	108148	71	93	10898	1	50	10B48
10B49 51 32 10B99 94 10B149 103 10B199 138				138		10B199	103		10B149		94	10B99	32	51	10B49
10B50 52 35 10B100 10B150 104 10B200 139				139		10B200	104		108150			IOB100	35	52	10B50



144 TQFP PACKAGE





144 TQFP Signals (VF1012)

Group	Signal	Pin
	SET/RESET	143
	CLKO	2
Clock Inputs	CLKI	38
	CLK2	73
	CLK3	109
	TDI	37
JTAG Interface	TMS	144
ластиетасе	TDO	108
	TCLK	1
	PROGRAM	36
Configuration, Dedicated	DONE	72
	CCLK	107
	HDC	39
	/LDC	40
	/INIT	41
	MO	42
	Mil	43
	M2	67
	/CSO	68
	CSI	69
	/RS	70
O. C Make I	AWS	71
Configuration, Multiplexed	RDY/(/BUSY)	110
	DOUT	111
	D 7	112
	D6	113
	D5	114
	D4	138
	D3	139
	D2	140
	DI	141
	DO	142
B	VCC (12)	8, 17, 29, 44, 53, 65, 80, 92, 101, 116, 128, 137
Power Pins	GND (12)	9, 18, 30, 45, 54, 66, 79, 91, 100, 115, 127, 136



144 TQFP INPUT/OUTPUT BLOCKS (VF1012)

Signal	VF1012	Signal	VF1012	Signal	VF1012	Signal	VF1012
IOB1	3	IOB43	39	IOB85	74	IOB127	110
IOB2	4	IOB44	40	IOB86	75	IOB128	111
IOB3	5	IOB45	41	ЮВ87	76	IOB129	112
IOB4	6	ЮВ46	42	IOB88	77	IOB130	113
IOB5	7	IOB47	43	IOB89	78	IOB131	114
1086	10	ЮВ48	46	IOB90	81	IOB132	117
IOB7		10B49		10B91		IOB133	
IOB8		10B50		IOB92		IOB134	
10B9		10B51		IOB93	82	IOB135	118
IOB10	11	10B52	47	IOB94		IOB136	
IOB11	12	10B53	48	ЮВ95		IOB137	
IOB12	13	10B54	49	10В96		IOB138	
10B13	14	IOB55	50	ЮВ97	83	ЮВ139	119
IOB14	15	IOB56	51	ЮВ98	84	IOB140	120
10B15	16	IOB57	52	IOB99	85	IOB141	121
IOB16		ЮВ58		10B100		IOB142	
IOB17	19	IOB59	55	IOB101		IOB143	
IOB18	20	IOB60	56	IOB102		IOB144	
IOB19		IOB61		IOB103	86	IOB145	122
IOB20		10B62		10B104	87	IOB146	123
IOB21		10B63		IOB105	88	IOB147	124
IOB22	21	ЮВ64	57	10B106		IOB148	
IOB23	22	ЮВ65	58	IOB107		IOB149	
IOB24	23	10В66	59	IOB108		IOB150	
iOB25		ЮВ67		IOB109	89	IOB151	125
IOB26		IOB68		IOB110	90	IOB152	126
IOB27		IOB69		IOB111		IOB153	
IOB28	24	10B70	60	IOB112	93	10B154	129
IOB29	25	IOB71	61	IOB113	94	IOB155	130
IOB30	26	IOB72	62	IOB114	95	IOB156	131
10B31		ЮВ73		IOB115	96	IOB157	132
IOB32		IOB74		IOB116	97	IOB158	133
IOB33		10В75		IOB117	98	IOB159	134
IOB34	27	10В76	63	IOB118		IOB160	
IOB35		IOB77		IOB119		IOB161	
IOB36		IOB78		IOB120		IOB162	
IOB37	28	10В79	64	JOB121	99	IOB163	135
IOB38	31	IOB80	67	JOB122	102	IOB164	138
IOB39	32	10B81	68	IOB123	103	IOB165	139
IOB40	33	IOB82	69	IOB124	104	10В166	140
IOB41	34	IOB83	70	IOB125	105	ЮВ167	141
ЮВ42	35	10B84	71	IOB126	106	ЮВ168	142