

# 16-bit Proprietary Microcontroller

CMOS

## F<sup>2</sup>MC-16FX MB96350 Series

### MB96F356

#### ■ DESCRIPTION

MB96350 series is based on Fujitsu's advanced 16FX architecture (16-bit with instruction pipeline for RISC-like performance). The CPU uses the same instruction set as the established 16LX series - thus allowing for easy migration of 16LX Software to the new 16FX products. 16FX improvements compared to the previous generation include significantly improved performance - even at the same operation frequency, reduced power consumption and faster start-up time.

For highest processing speed at optimized power consumption an internal PLL can be selected to supply the CPU with up to 56MHz operation frequency from an external 4MHz resonator. The result is a minimum instruction cycle time of 17.8ns going together with excellent EMI behavior. An on-chip clock modulation circuit significantly reduces emission peaks in the frequency spectrum. The emitted power is minimized by the on-chip voltage regulator that reduces the internal CPU voltage. A flexible clock tree allows to select suitable operation frequencies for peripheral resources independent of the CPU speed.

PRELIMINARY

PRELIMINARY

## ■ FEATURES

Feature	Description
Technology	<ul style="list-style-type: none"> <li>• 0.18μm CMOS</li> </ul>
CPU	<ul style="list-style-type: none"> <li>• F2MC-16FX CPU</li> <li>• Up to 56 MHz internal, 17.8 ns instruction cycle time</li> <li>• Optimized instruction set for controller applications (bit, byte, word and long-word data types; 23 different addressing modes; barrel shift; variety of pointers)</li> <li>• 8-byte instruction execution queue</li> <li>• Signed multiply (16-bit × 16-bit) and divide (32-bit/16-bit) instructions available</li> </ul>
System clock	<ul style="list-style-type: none"> <li>• On-chip PLL clock multiplier (x1..25, x1 when PLL stop)</li> <li>• 3-16 MHz external quartz clock</li> <li>• Up to 56 MHz external clock</li> <li>• 32-100 kHz subsystem quartz clock</li> <li>• 100kHz/2MHz internal RC clock for quick and safe startup, oscillator stop detection, watchdog</li> <li>• Clock source selectable from main- and subclock oscillator (part number suffix "W") and on-chip RC oscillator, independently for CPU and 2 clock domains of peripherals.</li> <li>• Low Power Consumption - 13 operating modes : (different Run, Sleep, Timer modes, Stop mode)</li> <li>• Clock modulator</li> </ul>
On-chip voltage regulator	<ul style="list-style-type: none"> <li>• Internal voltage regulator supports reduced internal MCU voltage, offering low EMI and low power consumption figures</li> </ul>
Low voltage reset	<ul style="list-style-type: none"> <li>• Reset is generated when supply voltage is below minimum.</li> </ul>
Code Security	<ul style="list-style-type: none"> <li>• Protects ROM content from unintended read-out</li> </ul>
Memory Patch Function	<ul style="list-style-type: none"> <li>• Replaces ROM content</li> <li>• Can also be used to implement embedded debug support</li> </ul>
DMA	<ul style="list-style-type: none"> <li>• Automatic transfer function independent of CPU, can be assigned freely to resources</li> </ul>
Interrupts	<ul style="list-style-type: none"> <li>• Fast Interrupt processing</li> <li>• 8 programmable priority levels</li> <li>• Non-Maskable Interrupt (NMI)</li> </ul>
Timers	<ul style="list-style-type: none"> <li>• Three independent clock timers (23-bit RC clock timer, 23-bit Main clock timer, 17-bit Sub clock timer)</li> <li>• Watchdog Timer</li> </ul>

Feature	Description
CAN	<ul style="list-style-type: none"> <li>• Supports CAN protocol version 2.0 part A and B</li> <li>• ISO16845 certified</li> <li>• Bit rates up to 1 Mbit/s</li> <li>• 32 message objects</li> <li>• Each message object has its own identifier mask</li> <li>• Programmable FIFO mode (concatenation of message objects)</li> <li>• Maskable interrupt</li> <li>• Disabled Automatic Retransmission mode for Time Triggered CAN applications</li> <li>• Programmable loop-back mode for self-test operation</li> </ul>
USART	<ul style="list-style-type: none"> <li>• Full duplex USARTs (SCI/LIN)</li> <li>• Wide range of baud rate settings using a dedicated reload timer</li> <li>• Special synchronous options for adapting to different synchronous serial protocols</li> <li>• LIN functionality working either as master or slave LIN device</li> </ul>
I2C	<ul style="list-style-type: none"> <li>• Up to 400 kbit/s</li> <li>• Master and Slave functionality, 8-bit and 10-bit addressing</li> </ul>
A/D converter	<ul style="list-style-type: none"> <li>• SAR-type</li> <li>• 10-bit resolution</li> <li>• Signals interrupt on conversion end, single conversion mode, continuous conversion mode, stop conversion mode, activation by software, external trigger or reload timer</li> </ul>
Reload Timers	<ul style="list-style-type: none"> <li>• 16-bit wide</li> <li>• Prescaler with <math>1/2^1</math>, <math>1/2^2</math>, <math>1/2^3</math>, <math>1/2^4</math>, <math>1/2^5</math>, <math>1/2^6</math> of peripheral clock frequency</li> <li>• Event count function</li> </ul>
Free Running Timers	<ul style="list-style-type: none"> <li>• Signals an interrupt on overflow, supports timer clear upon match with Output Compare (0, 4), Prescaler with 1, <math>1/2^1</math>, <math>1/2^2</math>, <math>1/2^3</math>, <math>1/2^4</math>, <math>1/2^5</math>, <math>1/2^6</math>, <math>1/2^7</math>, <math>1/2^8</math> of peripheral clock frequency</li> </ul>
Input Capture Units	<ul style="list-style-type: none"> <li>• 16-bit wide</li> <li>• Signals an interrupt upon external event</li> <li>• Rising edge, falling edge or rising &amp; falling edge sensitive</li> </ul>
Output Compare Units	<ul style="list-style-type: none"> <li>• 16-bit wide</li> <li>• Signals an interrupt when a match with 16-bit I/O Timer occurs</li> <li>• A pair of compare registers can be used to generate an output signal.</li> </ul>
Programmable Pulse Generator	<ul style="list-style-type: none"> <li>• 16-bit down counter, cycle and duty setting registers</li> <li>• Interrupt at trigger, counter borrow and/or duty match</li> <li>• PWM operation and one-shot operation</li> <li>• Internal prescaler allows 1, 1/4, 1/16, 1/64 of peripheral clock as counter clock and Reload timer overflow as clock input</li> <li>• Can be triggered by software or reload timer</li> </ul>

Feature	Description
Real Time Clock	<ul style="list-style-type: none"> <li>• Can be clocked either from sub oscillator (devices with part number suffix "W"), main oscillator or from the RC oscillator</li> <li>• Facility to correct oscillation deviation of Sub clock or RC oscillator clock (clock calibration)</li> <li>• Read/write accessible second/minute/hour registers</li> <li>• Can signal interrupts every half second/second/minute/hour/day</li> <li>• Internal clock divider and prescaler provide exact 1s clock</li> </ul>
External Interrupts	<ul style="list-style-type: none"> <li>• Edge sensitive or level sensitive</li> <li>• Interrupt mask and pending bit per channel</li> <li>• Each available CAN channel RX has an external interrupt for wake-up</li> <li>• Selected USART channels SIN have an external interrupt for wake-up</li> </ul>
Non Maskable Interrupt	<ul style="list-style-type: none"> <li>• Disabled after reset</li> <li>• Once enabled, can not be disabled other than by reset.</li> <li>• Level high or level low sensitive</li> <li>• Pin shared with external interrupt 0.</li> </ul>
External bus interface	<ul style="list-style-type: none"> <li>• 8-bit or 16-bit bidirectional data</li> <li>• Up to 24-bit addresses</li> <li>• 6 chip select signals</li> <li>• Multiplexed address/data lines</li> <li>• Wait state request</li> <li>• External bus master possible</li> <li>• Timing programmable</li> </ul>
I/O Ports	<ul style="list-style-type: none"> <li>• Virtually all external pins can be used as general purpose I/O</li> <li>• All push-pull outputs (except when used as I2C SDA/SCL line)</li> <li>• Bit-wise programmable as input/output or peripheral signal</li> <li>• Bit-wise programmable input enable</li> <li>• Bit-wise programmable input levels (Automotive / CMOS-Schmitt trigger / TTL)</li> <li>• Bit-wise programmable pull-up resistor</li> <li>• Bit-wise programmable output driving strength for EMI optimization</li> </ul>
Packages	<ul style="list-style-type: none"> <li>• 64-pin plastic LQFP M23/M24</li> </ul>

Feature	Description
Flash Memory	<ul style="list-style-type: none"><li>• Supports automatic programming, Embedded Algorithm™*1</li><li>• Write/Erase/Erase-Suspend/Resume commands</li><li>• A flag indicating completion of the algorithm</li><li>• Number of erase cycles: 10,000 times</li><li>• Data retention time: 20 years</li><li>• Erase can be performed on each sector individually</li><li>• Sector protection</li><li>• Flash Security feature to protect the content of the Flash</li><li>• Low voltage detection during Flash erase</li></ul>

\*1: Embedded Algorithm is a trade mark of Advanced Micro Devices Inc.

PRELIMINARY

## ■ PRODUCT LINEUP

Features		MB96V300B	MB9635x
Product type		Evaluation sample	Flash product: MB96F35x Mask ROM product: MB9635x
Product options			
YS		NA	LVD persistently on / Single clock devices
RS			LVD can be disabled / Single clock devices
YW			LVD persistently on / Dual clock devices
RW			LVD can be disabled / Dual clock devices
Flash/ ROM	RAM		
288kB	12kB	ROM/Flash memory emulation by external RAM, 92kB internal RAM	MB96F356R, MB96F356Y
Package		BGA416	FPT-64P-M23/24
DMA		16 channels	4 channels
USART		10 channels	4 channels
I2C		2 channels	1 channel
A/D Converter		40 channels	15 channels
A/D Converter Reference Voltage switch		yes	No
16-bit Reload Timer		6 channels + 1 channel (for PPG)	4 channels + 1 channel (for PPG)
16-bit Free-Running Timer		4 channels	2 channels
16-bit Output Compare		12 channels	4 channels
16-bit Input Capture		12 channels	6 channels
16-bit Programmable Pulse Generator		20 channels	20 channels
CAN Interface		5 channels	2 channels
External Interrupts		16 channels	13 channels
Non-Maskable Interrupt		1 channel	
Real Time Clock		1	
I/O Ports		136	49 for part number with suffix "W", 51 for part number with suffix "S"
External bus interface		Yes	


Features	MB96V300B	MB9635x
Chip select		6 signals
Clock output function		2 channels
Low voltage reset		Yes
On-chip RC-oscillator		Yes

PRELIMINARY



## ■ BLOCK DIAGRAM


### Block diagram of MB96(F)35x



**PRELIMINARY**

## PIN ASSIGNMENTS

### Pin assignment of MB96(F)35x



**Remark:**

MB96(F)35x products are pin-compatible to F<sup>2</sup>MC-16LX family MB90350 series.

**PRELIMINARY**

## PIN FUNCTION DESCRIPTION

### Pin Function description (1 / 2)

Pin name	Feature	Description
ADn	External bus	External bus interface (multiplexed mode) address output and data input/output
ADTG_R	ADC	Relocated A/D converter trigger input
ALE	External bus	External bus Address Latch Enable output
An	External bus	External bus address output
ANn	ADC	A/D converter channel n input
AV <sub>cc</sub>	Supply	Analog circuits power supply
AVRH	ADC	A/D converter high reference voltage input
AV <sub>ss</sub>	Supply	Analog circuits power supply
C	Voltage regulator	Internally regulated power supply stabilization capacitor pin
CKOTn	Clock output function	Clock Output function n output
CKOTn_R	Clock output function	Relocated Clock Output function n output
CKOTXn	Clock output function	Clock Output function n inverted output
ECLK	External bus	External bus clock output
CSn	External bus	External bus chip select n output
FRCKn	Free Running Timer	Free Running Timer n input
HAKX	External bus	External bus Hold Acknowledge
HRQ	External bus	External bus Hold Request
INn	ICU	Input Capture Unit n input
INTn	External Interrupt	External Interrupt n input
INTn_R	External Interrupt	Relocated External Interrupt n input
MDn	Core	Input pins for specifying the operating mode.
NMI_R	External Interrupt	Relocated Non-Maskable Interrupt input
OUTn	OCU	Output Compare Unit n waveform output
Pxx_n	GPIO	General purpose IO
PPGn	PPG	Programmable Pulse Generator n output
PPGn_R	PPG	Relocated Programmable Pulse Generator n output
RDX	External bus	External bus interface read strobe output
RDY	External bus	External bus interface external wait state request input

## Pin Function description (2 / 2)

Pin name	Feature	Description
RSTX	Core	Reset input
RXn	CAN	CAN interface n RX input
SCKn	USART	USART n serial clock input/output
SCKn_R	USART	Relocated USART n serial clock input/output
SCLn	I2C	I2C interface n clock I/O input/output
SDAn	I2C	I2C interface n serial data I/O input/output
SINn	USART	USART n serial data input
SINn_R	USART	Relocated USART n serial data input
SOTn	USART	USART n serial data output
SOTn_R	USART	Relocated USART n serial data output
TINn	Reload Timer	Reload Timer n event input
TINn_R	Reload Timer	Relocated Reload Timer n event input
TOTn	Reload Timer	Reload Timer n output
TOTn_R	Reload Timer	Relocated Reload Timer n output
TTGn	PPG	Programmable Pulse Generator n trigger input
TTGn_R	PPG	Relocated Programmable Pulse Generator n trigger input
TXn	CAN	CAN interface n TX output
V <sub>cc</sub>	Supply	Power supply
V <sub>ss</sub>	Supply	Power supply
WOT	RTC	Real Timer clock output
WRHX	External bus	External bus High byte write strobe output
WRLX/WRX	External bus	External bus Low byte / Word write strobe output
X0	Clock	Oscillator input
X0A	Clock	Subclock Oscillator input (only for devices with suffix "W")
X1	Clock	Oscillator output
X1A	Clock	Subclock Oscillator output (only for devices with suffix "W")

## ■ PIN CIRCUIT TYPE

FPT-64P-M23/24	
Pin no.	Circuit type
1	Supply
2	G
3 to 15	I
16,17	H
18	Supply
19,20	B <sup>1)</sup>
19,20	H <sup>2)</sup>
21 to 23	C
24 to 44	H
45	E
46,47	A
48,49	Supply
50	F
51	H
52,53	N
54 to 61	H
62,63	I
64	Supply

<sup>1)</sup> Devices with suffix "W"




<sup>2)</sup> Devices without suffix "W"



PRELIMINARY

■ I/O CIRCUIT TYPE

Type	Circuit	Remarks
A		<p>High-speed oscillation circuit:</p> <ul style="list-style-type: none"> <li>• Programmable between oscillation mode (external crystal or resonator connected to X0/X1 pins) and Fast external Clock Input (FCI) mode (external clock connected to X0 pin)</li> <li>• Programmable feedback resistor = approx. <math>2 * 0.5 \text{ M}\Omega</math>. Feedback resistor is grounded in the center when the oscillator is disabled or in FCI mode</li> </ul>
B		<p>Low-speed oscillation circuit:</p> <ul style="list-style-type: none"> <li>• Programmable feedback resistor = approx. <math>2 * 5 \text{ M}\Omega</math>. Feedback resistor is grounded in the center when the oscillator is disabled</li> </ul>
C		<ul style="list-style-type: none"> <li>• Mask ROM and EVA device: CMOS Hysteresis input pin</li> <li>• Flash device: CMOS input pin</li> </ul>
E		<ul style="list-style-type: none"> <li>• CMOS Hysteresis input pin</li> <li>• Pull-up resistor value: approx. <math>50 \text{ k}\Omega</math></li> </ul>



Type	Circuit	Remarks
F		<ul style="list-style-type: none"> <li>• Power supply input protection circuit</li> </ul>
G		<ul style="list-style-type: none"> <li>• A/D converter ref+ (AVRH) power supply input pin with protection circuit</li> <li>• Flash devices do not have a protection circuit against VCC for pin AVRH</li> </ul>
H		<ul style="list-style-type: none"> <li>• CMOS level output (programmable <math>I_{OL} = 5\text{mA}</math>, <math>I_{OH} = -5\text{mA}</math> and <math>I_{OL} = 2\text{mA}</math>, <math>I_{OH} = -2\text{mA}</math>)</li> <li>• 2 different CMOS hysteresis inputs with input shutdown function</li> <li>• Automotive input with input shutdown function</li> <li>• TTL input with input shutdown function</li> <li>• Programmable pull-up resistor: <math>50\text{k}\Omega</math> approx.</li> </ul>

Type	Circuit	Remarks
I	 <p>The diagram for Type I shows a pull-up control circuit with a resistor R connected to a supply rail. The output node is connected to a PMOS transistor (Pout) and an NMOS transistor (Nout). Below the output node, there are four OR gates. The inputs to these OR gates are: two Hysteresis inputs, one Automotive input, and one TTL input. Each of these four inputs is also connected to a 'Standby control for input shutdown' pin.</p>	<ul style="list-style-type: none"> <li>• CMOS level output (programmable <math>I_{OL} = 5\text{mA}</math>, <math>I_{OH} = -5\text{mA}</math> and <math>I_{OL} = 2\text{mA}</math>, <math>I_{OH} = -2\text{mA}</math>)</li> <li>• 2 different CMOS hysteresis inputs with input shutdown function</li> <li>• Automotive input with input shutdown function</li> <li>• TTL input with input shutdown function.</li> <li>• Programmable pull-up resistor: <math>50\text{k}\Omega</math> approx.</li> <li>• Analog input</li> </ul>
N	 <p>The diagram for Type N is similar to Type I, but it lacks the 'Analog input' and its associated standby control. It features the same pull-up control, Pout, Nout, and four OR-gated inputs (two Hysteresis, one Automotive, one TTL), each with a corresponding 'Standby control for input shutdown' pin.</p>	<ul style="list-style-type: none"> <li>• CMOS level output (<math>I_{OL} = 3\text{mA}</math>, <math>I_{OH} = -3\text{mA}</math>)</li> <li>• 2 different CMOS hysteresis inputs with input shutdown function</li> <li>• Automotive input with input shutdown function</li> <li>• TTL input with input shutdown function</li> <li>• Programmable pull-up resistor: <math>50\text{k}\Omega</math> approx.</li> </ul>

## MEMORY MAP

	MB96V300B		MB96(F)3xx	
FF:FFF <sub>H</sub>	Emulation ROM		USER ROM / External Bus <sup>*4</sup>	
DE:000 <sub>H</sub>	External Bus		External Bus	
10:000 <sub>H</sub>	Boot-ROM		Boot-ROM	
0F:E00 <sub>H</sub>	Reserved		Reserved	
0E:000 <sub>H</sub>	External RAM		Reserved	
02:000 <sub>H</sub>	Internal RAM bank 1	RAMEND <sup>1*2</sup> RAMSTART <sup>1*2</sup>	Internal RAM bank 1	RAM availability depending on the device
01:000 <sub>H</sub>	ROM/RAM MIRROR		Reserved	
00:800 <sub>H</sub>	Internal RAM bank 0	RAMSTART <sup>0*2</sup>	Internal RAM bank 0	External Bus end address <sup>*2</sup>
RAMSTART <sup>0*3</sup>	External Bus		Reserved	
00:0C0 <sub>H</sub>	Peripherals		External Bus	
00:038 <sub>H</sub>	GPR <sup>*1</sup>		Peripherals	
00:018 <sub>H</sub>	DMA		GPR <sup>*1</sup>	
00:010 <sub>H</sub>	External Bus		DMA	
00:00F <sub>H</sub>	Peripheral		External Bus	
00:000 <sub>H</sub>			Peripheral	

\*1: Unused GPR banks can be used as RAM area

\*2: For External Bus end address and RAMSTART/END addresses, please refer to the table on the next page.

\*3: For EVA device, RAMSTART0 depends on the configuration of the emulated device.

\*4: For details about USER ROM area, see the USER ROM MEMORY MAP on the following pages.

The External Bus area and DMA area are only available if the device contains the corresponding resource.

The available RAM and ROM area depends on the device.

## ■ RAMSTART/END AND EXTERNAL BUS END ADDRESSES

Devices	Bank 0 RAM size	Bank 1 RAM size	External Bus end address	RAMSTART0	RAMSTART1	RAMEND1
MB96F356	12kB	-	00:51FF <sub>H</sub>	00:5240 <sub>H</sub>	-	-

PRELIMINARY

## ■ USER ROM MEMORY MAP FOR FLASH DEVICES

<b>MB96F356</b>		
Alternative mode CPU address	Flash memory mode address	Flash size 288kByte
FF:FFFF <sub>H</sub>	3F:FFFF <sub>H</sub>	S39 - 64K
FF:0000 <sub>H</sub>	3F:0000 <sub>H</sub>	
FE:FFFF <sub>H</sub>	3E:FFFF <sub>H</sub>	S38 - 64K
FE:0000 <sub>H</sub>	3E:0000 <sub>H</sub>	
FD:FFFF <sub>H</sub>	3D:FFFF <sub>H</sub>	S37 - 64K
FD:0000 <sub>H</sub>	3D:0000 <sub>H</sub>	
FC:FFFF <sub>H</sub>	3C:FFFF <sub>H</sub>	S36 - 64K
FC:0000 <sub>H</sub>	3C:0000 <sub>H</sub>	
FB:FFFF <sub>H</sub>	3B:FFFF <sub>H</sub>	
FB:0000 <sub>H</sub>	3B:0000 <sub>H</sub>	
FA:FFFF <sub>H</sub>	3A:FFFF <sub>H</sub>	
FA:0000 <sub>H</sub>	3A:0000 <sub>H</sub>	
F9:FFFF <sub>H</sub>	39:FFFF <sub>H</sub>	
F9:0000 <sub>H</sub>	39:0000 <sub>H</sub>	
F8:FFFF <sub>H</sub>	38:FFFF <sub>H</sub>	
F8:0000 <sub>H</sub>	38:0000 <sub>H</sub>	
F7:FFFF <sub>H</sub>	37:FFFF <sub>H</sub>	
F7:0000 <sub>H</sub>	37:0000 <sub>H</sub>	
F6:FFFF <sub>H</sub>	36:FFFF <sub>H</sub>	
F6:0000 <sub>H</sub>	36:0000 <sub>H</sub>	
F5:FFFF <sub>H</sub>	35:FFFF <sub>H</sub>	
F5:0000 <sub>H</sub>	35:0000 <sub>H</sub>	
F4:FFFF <sub>H</sub>	34:FFFF <sub>H</sub>	
F4:0000 <sub>H</sub>	34:0000 <sub>H</sub>	
F3:FFFF <sub>H</sub>	33:FFFF <sub>H</sub>	
F3:0000 <sub>H</sub>	33:0000 <sub>H</sub>	
F2:FFFF <sub>H</sub>	32:FFFF <sub>H</sub>	
F2:0000 <sub>H</sub>	32:0000 <sub>H</sub>	
F1:FFFF <sub>H</sub>	31:FFFF <sub>H</sub>	
F1:0000 <sub>H</sub>	31:0000 <sub>H</sub>	
F0:FFFF <sub>H</sub>	30:FFFF <sub>H</sub>	
F0:0000 <sub>H</sub>	30:0000 <sub>H</sub>	
E0:FFFF <sub>H</sub>		
E0:0000 <sub>H</sub>		
DF:FFFF <sub>H</sub>		Reserved
DF:8000 <sub>H</sub>		
DF:7FFF <sub>H</sub>	1F:7FFF <sub>H</sub>	SA3 - 8K
DF:6000 <sub>H</sub>	1F:6000 <sub>H</sub>	
DF:5FFF <sub>H</sub>	1F:5FFF <sub>H</sub>	SA2 - 8K
DF:4000 <sub>H</sub>	1F:4000 <sub>H</sub>	
DF:3FFF <sub>H</sub>	1F:3FFF <sub>H</sub>	SA1 - 8K
DF:2000 <sub>H</sub>	1F:2000 <sub>H</sub>	
DF:1FFF <sub>H</sub>	1F:1FFF <sub>H</sub>	SA0 - 8K *1
DF:0000 <sub>H</sub>	1F:0000 <sub>H</sub>	
DE:FFFF <sub>H</sub>		Reserved
DE:0000 <sub>H</sub>		

External bus

Flash A

Flash A

\*1: Sector SA0 contains the ROM Configuration Block RCBA at CPU address DF:0000<sub>H</sub> - DF:007F<sub>H</sub>

## ■ SERIAL PROGRAMMING COMMUNICATION INTERFACE

USART pins for Flash serial programming (MD[2:0] = 010)

MB96F35x		
Pin number	USART Number	Normal function
LQFP-64		
9	USART2	SIN2
10		SOT2
11		SCK2
34	USART3	SIN3
35		SOT3
36		SCK3
26	USART7	SIN7_R
25		SOT7_R
24		SCK7_R
29	USART8	SIN8_R
28		SOT8_R
27		SCK8_R

Note: For handshaking pin, please use for this device the default port P00\_1 on pin 25. If any other pin is required, please contact the Flash programmer device vendor.

## I/O MAP

### I/O map MB96(F)35x (1 / 27)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000000H	I/O Port P00 - Port Data Register	PDR00		RW
000001H	I/O Port P01 - Port Data Register	PDR01		RW
000002H	I/O Port P02 - Port Data Register	PDR02		RW
000003H	I/O Port P03 - Port Data Register	PDR03		RW
000004H	I/O Port P04 - Port Data Register	PDR04		RW
000005H	I/O Port P05 - Port Data Register	PDR05		RW
000006H	I/O Port P06 - Port Data Register	PDR06		RW
000007H- 000017H	Reserved			-
000018H	ADC0 - Control Status register Low	ADCSL	ADCS	RW
000019H	ADC0 - Control Status register High	ADCSH		RW
00001AH	ADC0 - Data Register Low	ADCRL	ADCR	R
00001BH	ADC0 - Data Register High	ADCRH		R
00001CH	ADC0 - Setting Register		ADSR	RW
00001DH	ADC0 - Setting Register			RW
00001EH	ADC0 - Extended Configuration Register	ADECR		RW
00001FH	Reserved			-
000020H	FRT0 - Data register of free-running timer		TCDT0	RW
000021H	FRT0 - Data register of free-running timer			RW
000022H	FRT0 - Control status register of free-running timer Low	TCCSL0	TCCS0	RW
000023H	FRT0 - Control status register of free-running timer High	TCCSH0		RW
000024H	FRT1 - Data register of free-running timer		TCDT1	RW
000025H	FRT1 - Data register of free-running timer			RW
000026H	FRT1 - Control status register of free-running timer Low	TCCSL1	TCCS1	RW
000027H	FRT1 - Control status register of free-running timer High	TCCSH1		RW
000028H- 000033H	Reserved			-

## I/O map MB96(F)35x (2 / 27)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000034H	OCU4 - Output Compare Control Status	OCS4		RW
000035H	OCU5 - Output Compare Control Status	OCS5		RW
000036H	OCU4 - Compare Register		OCCP4	RW
000037H	OCU4 - Compare Register			RW
000038H	OCU5 - Compare Register		OCCP5	RW
000039H	OCU5 - Compare Register			RW
00003AH	OCU6 - Output Compare Control Status	OCS6		RW
00003BH	OCU7 - Output Compare Control Status	OCS7		RW
00003CH	OCU6 - Compare Register		OCCP6	RW
00003DH	OCU6 - Compare Register			RW
00003EH	OCU7 - Compare Register		OCCP7	RW
00003FH	OCU7 - Compare Register			RW
000040H	ICU0/ICU1 - Control Status Register	ICS01		RW
000041H	ICU0/ICU1 - Edge register	ICE01		RW
000042H	ICU0 - Capture Register Low	IPCPL0	IPCP0	R
000043H	ICU0 - Capture Register High	IPCPH0		R
000044H	ICU1 - Capture Register Low	IPCPL1	IPCP1	R
000045H	ICU1 - Capture Register High	IPCPH1		R
000046H - 00004BH	Reserved			
00004CH	ICU4/ICU5 - Control Status Register	ICS45		RW
00004DH	ICU4/ICU5 - Edge register	ICE45		RW
00004EH	ICU4 - Capture Register Low	IPCPL4	IPCP4	R
00004FH	ICU4 - Capture Register High	IPCPH4		R
000050H	ICU5 - Capture Register Low	IPCPL5	IPCP5	R
000051H	ICU5 - Capture Register High	IPCPH5		R
000052H	ICU6/ICU7 - Control Status Register	ICS67		RW
000053H	ICU6/ICU7 - Edge register	ICE67		RW
000054H	ICU6 - Capture Register Low	IPCPL6	IPCP6	R
000055H	ICU6 - Capture Register High	IPCPH6		R



## I/O map MB96(F)35x (3 / 27)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000056H	ICU7 - Capture Register Low	IPCPL7	IPCP7	R
000057H	ICU7 - Capture Register High	IPCPH7		R
000058H	EXTINT0 - External Interrupt Enable Register	ENIR0		RW
000059H	EXTINT0 - External Interrupt Interrupt request Register	EIRR0		RW
00005AH	EXTINT0 - External Interrupt Level Select Low	ELVRL0	ELVR0	RW
00005BH	EXTINT0 - External Interrupt Level Select High	ELVRH0		RW
00005CH	EXTINT1 - External Interrupt Enable Register	ENIR1		RW
00005DH	EXTINT1 - External Interrupt Interrupt request Register	EIRR1		RW
00005EH	EXTINT1 - External Interrupt Level Select Low	ELVRL1	ELVR1	RW
00005FH	EXTINT1 - External Interrupt Level Select High	ELVRH1		RW
000060H	RLT0 - Timer Control Status Register Low	TMCSRL0	TMCSR0	RW
000061H	RLT0 - Timer Control Status Register High	TMCSRH0		RW
000062H	RLT0 - Reload Register - for writing		TMRLR0	W
000062H	RLT0 - Reload Register - for reading		TMR0	R
000063H	RLT0 - Reload Register - for writing			W
000063H	RLT0 - Reload Register - for reading			R
000064H	RLT1 - Timer Control Status Register Low	TMCSRL1	TMCSR1	RW
000065H	RLT1 - Timer Control Status Register High	TMCSRH1		RW
000066H	RLT1 - Reload Register - for writing		TMRLR1	W
000066H	RLT1 - Reload Register - for reading		TMR1	R
000067H	RLT1 - Reload Register - for writing			W
000067H	RLT1 - Reload Register - for reading			R
000068H	RLT2 - Timer Control Status Register Low	TMCSRL2	TMCSR2	RW
000069H	RLT2 - Timer Control Status Register High	TMCSRH2		RW
00006AH	RLT2 - Reload Register - for writing		TMRLR2	W
00006AH	RLT2 - Reload Register - for reading		TMR2	R
00006BH	RLT2 - Reload Register - for writing			W
00006BH	RLT2 - Reload Register - for reading			R
00006CH	RLT3 - Timer Control Status Register Low	TMCSRL3	TMCSR3	RW

## I/O map MB96(F)35x (4 / 27)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
00006DH	RLT3 - Timer Control Status Register High	TMCSRH3		RW
00006EH	RLT3 - Reload Register - for writing		TMRLR3	W
00006EH	RLT3 - Reload Register - for reading		TMR3	R
00006FH	RLT3 - Reload Register - for writing			W
00006FH	RLT3 - Reload Register - for reading			R
000070H	RLT6 - Timer Control Status Register Low (dedic. RLT for PPG)	TMCSRL6	TMCSR6	RW
000071H	RLT6 - Timer Control Status Register High (dedic. RLT for PPG)	TMCSRH6		RW
000072H	RLT6 - Reload Register (dedic. RLT for PPG) - for writing		TMRLR6	W
000072H	RLT6 - Reload Register (dedic. RLT for PPG) - for reading		TMR6	R
000073H	RLT6 - Reload Register (dedic. RLT for PPG) - for writing			W
000073H	RLT6 - Reload Register (dedic. RLT for PPG) - for reading			R
000074H	PPG3-PPG0 - General Control register 1 Low	GCN1L0	GCN10	RW
000075H	PPG3-PPG0 - General Control register 1 High	GCN1H0		RW
000076H	PPG3-PPG0 - General Control register 2 Low	GCN2L0	GCN20	RW
000077H	PPG3-PPG0 - General Control register 2 High	GCN2H0		RW
000078H	PPG0 - Timer register		PTMR0	R
000079H	PPG0 - Timer register			R
00007AH	PPG0 - Period setting register		PCSR0	W
00007BH	PPG0 - Period setting register			W
00007CH	PPG0 - Duty cycle register		PDUT0	W
00007DH	PPG0 - Duty cycle register			W
00007EH	PPG0 - Control status register Low	PCNL0	PCN0	RW
00007FH	PPG0 - Control status register High	PCNH0		RW
000080H	PPG1 - Timer register		PTMR1	R
000081H	PPG1 - Timer register			R
000082H	PPG1 - Period setting register		PCSR1	W

## I/O map MB96(F)35x (5 / 27)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000083H	PPG1 - Period setting register			W
000084H	PPG1 - Duty cycle register		PDUT1	W
000085H	PPG1 - Duty cycle register			W
000086H	PPG1 - Control status register Low	PCNL1	PCN1	RW
000087H	PPG1 - Control status register High	PCNH1		RW
000088H	PPG2 - Timer register		PTMR2	R
000089H	PPG2 - Timer register			R
00008AH	PPG2 - Period setting register		PCSR2	W
00008BH	PPG2 - Period setting register			W
00008CH	PPG2 - Duty cycle register		PDUT2	W
00008DH	PPG2 - Duty cycle register			W
00008EH	PPG2 - Control status register Low	PCNL2	PCN2	RW
00008FH	PPG2 - Control status register High	PCNH2		RW
000090H	PPG3 - Timer register		PTMR3	R
000091H	PPG3 - Timer register			R
000092H	PPG3 - Period setting register		PCSR3	W
000093H	PPG3 - Period setting register			W
000094H	PPG3 - Duty cycle register		PDUT3	W
000095H	PPG3 - Duty cycle register			W
000096H	PPG3 - Control status register Low	PCNL3	PCN3	RW
000097H	PPG3 - Control status register High	PCNH3		RW
000098H	PPG7-PPG4 - General Control register 1 Low	GCN1L1	GCN11	RW
000099H	PPG7-PPG4 - General Control register 1 High	GCN1H1		RW
00009AH	PPG7-PPG4 - General Control register 2 Low	GCN2L1	GCN21	RW
00009BH	PPG7-PPG4 - General Control register 2 High	GCN2H1		RW
00009CH	PPG4 - Timer register		PTMR4	R
00009DH	PPG4 - Timer register			R
00009EH	PPG4 - Period setting register		PCSR4	W
00009FH	PPG4 - Period setting register			W
0000A0H	PPG4 - Duty cycle register		PDUT4	W

## I/O map MB96(F)35x (6 / 27)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
0000A1H	PPG4 - Duty cycle register			W
0000A2H	PPG4 - Control status register Low	PCNL4	PCN4	RW
0000A3H	PPG4 - Control status register High	PCNH4		RW
0000A4H	PPG5 - Timer register		PTMR5	R
0000A5H	PPG5 - Timer register			R
0000A6H	PPG5 - Period setting register		PCSR5	W
0000A7H	PPG5 - Period setting register			W
0000A8H	PPG5 - Duty cycle register		PDUT5	W
0000A9H	PPG5 - Duty cycle register			W
0000AAH	PPG5 - Control status register Low	PCNL5	PCN5	RW
0000ABH	PPG5 - Control status register High	PCNH5		RW
0000ACH	I2C0 - Bus Status Register	IBSR0		R
0000ADH	I2C0 - Bus Control Register	IBCR0		RW
0000AEH	I2C0 - Ten bit Slave address Register Low	ITBAL0	ITBA0	RW
0000AFH	I2C0 - Ten bit Slave address Register High	ITBAH0		RW
0000B0H	I2C0 - Ten bit Address mask Register Low	ITMKL0	ITMK0	RW
0000B1H	I2C0 - Ten bit Address mask Register High	ITMKH0		RW
0000B2H	I2C0 - Seven bit Slave address Register	ISBA0		RW
0000B3H	I2C0 - Seven bit Address mask Register	ISMK0		RW
0000B4H	I2C0 - Data Register	IDAR0		RW
0000B5H	I2C0 - Clock Control Register	ICCR0		RW
0000B6H- 0000D3H	Reserved			-
0000D4H	USART2 - Serial Mode Register	SMR2		RW
0000D5H	USART2 - Serial Control Register	SCR2		RW
0000D6H	USART2 - TX Register	TDR2		W
0000D6H	USART2 - RX Register	RDR2		R
0000D7H	USART2 - Serial Status	SSR2		RW
0000D8H	USART2 - Control/Com. Register	ECCR2		RW
0000D9H	USART2 - Ext. Status Register	ESCR2		RW

## I/O map MB96(F)35x (7 / 27)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
0000DAH	USART2 - Baud Rate Generator Register Low	BGRL2	BGR2	RW
0000DBH	USART2 - Baud Rate Generator Register High	BGRH2		RW
0000DCH	USART2 - Extended Serial Interrupt Register	ESIR2		RW
0000DDH	Reserved			-
0000DEH	USART3 - Serial Mode Register	SMR3		RW
0000DFH	USART3 - Serial Control Register	SCR3		RW
0000E0H	USART3 - TX Register	TDR3		W
0000E0H	USART3 - RX Register	RDR3		R
0000E1H	USART3 - Serial Status	SSR3		RW
0000E2H	USART3 - Control/Com. Register	ECCR3		RW
0000E3H	USART3 - Ext. Status Register	ESCR3		RW
0000E4H	USART3 - Baud Rate Generator Register Low	BGRL3	BGR3	RW
0000E5H	USART3 - Baud Rate Generator Register High	BGRH3		RW
0000E6H	USART3 - Extended Serial Interrupt Register	ESIR3		RW
0000E7H- 0000EFH	Reserved			-
0000F0H- 0000FFH	External Bus area	EXTBUS0		RW
000100H	DMA0 - Buffer address pointer low byte	BAPL0		RW
000101H	DMA0 - Buffer address pointer middle byte	BAPM0		RW
000102H	DMA0 - Buffer address pointer high byte	BAPH0		RW
000103H	DMA0 - DMA control register	DMACS0		RW
000104H	DMA0 - I/O register address pointer low byte	IOAL0	IOA0	RW
000105H	DMA0 - I/O register address pointer high byte	IOAH0		RW
000106H	DMA0 - Data counter low byte	DCTL0	DCT0	RW
000107H	DMA0 - Data counter high byte	DCTH0		RW
000108H	DMA1 - Buffer address pointer low byte	BAPL1		RW
000109H	DMA1 - Buffer address pointer middle byte	BAPM1		RW
00010AH	DMA1 - Buffer address pointer high byte	BAPH1		RW
00010BH	DMA1 - DMA control register	DMACS1		RW
00010CH	DMA1 - I/O register address pointer low byte	IOAL1	IOA1	RW

## I/O map MB96(F)35x (8 / 27)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
00010DH	DMA1 - I/O register address pointer high byte	IOAH1		RW
00010EH	DMA1 - Data counter low byte	DCTL1	DCT1	RW
00010FH	DMA1 - Data counter high byte	DCTH1		RW
000110H	DMA2 - Buffer address pointer low byte	BAPL2		RW
000111H	DMA2 - Buffer address pointer middle byte	BAPM2		RW
000112H	DMA2 - Buffer address pointer high byte	BAPH2		RW
000113H	DMA2 - DMA control register	DMACS2		RW
000114H	DMA2 - I/O register address pointer low byte	IOAL2	IOA2	RW
000115H	DMA2 - I/O register address pointer high byte	IOAH2		RW
000116H	DMA2 - Data counter low byte	DCTL2	DCT2	RW
000117H	DMA2 - Data counter high byte	DCTH2		RW
000118H	DMA3 - Buffer address pointer low byte	BAPL3		RW
000119H	DMA3 - Buffer address pointer middle byte	BAPM3		RW
00011AH	DMA3 - Buffer address pointer high byte	BAPH3		RW
00011BH	DMA3 - DMA control register	DMACS3		RW
00011CH	DMA3 - I/O register address pointer low byte	IOAL3	IOA3	RW
00011DH	DMA3 - I/O register address pointer high byte	IOAH3		RW
00011EH	DMA3 - Data counter low byte	DCTL3	DCT3	RW
00011FH	DMA3 - Data counter high byte	DCTH3		RW
000120H- 00017FH	Reserved			-
000180H- 00037FH	CPU - General Purpose registers (RAM access)	GPR_RAM		RW
000380H	DMA0 - Interrupt select	DISEL0		RW
000381H	DMA1 - Interrupt select	DISEL1		RW
000382H	DMA2 - Interrupt select	DISEL2		RW
000383H	DMA3 - Interrupt select	DISEL3		RW
000384H- 00038FH	Reserved			-
000390H	DMA - Status register low byte	DSRL	DSR	RW
000391H	DMA - Status register high byte	DSRH		RW

## I/O map MB96(F)35x (9 / 27)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000392H	DMA - Stop status register low byte	DSSRL	DSSR	RW
000393H	DMA - Stop status register high byte	DSSRH		RW
000394H	DMA - Enable register low byte	DERL	DER	RW
000395H	DMA - Enable register high byte	DERH		RW
000396H- 00039FH	Reserved			-
0003A0H	Interrupt level register	ILR	ICR	RW
0003A1H	Interrupt index register	IDX		RW
0003A2H	Interrupt vector table base register Low	TBRL	TBR	RW
0003A3H	Interrupt vector table base register High	TBRH		RW
0003A4H	Delayed Interrupt register	DIRR		RW
0003A5H	Non Maskable Interrupt register	NMI		RW
0003A6H- 0003ABH	Reserved			-
0003ACH	EDSU communication interrupt selection Low	EDSU2L	EDSU2	RW
0003ADH	EDSU communication interrupt selection High	EDSU2H		RW
0003AEH	ROM mirror control register	ROMM		RW
0003AFH	EDSU configuration register	EDSU		RW
0003B0H	Memory patch control/status register ch 0/1		PFCS0	RW
0003B1H	Memory patch control/status register ch 0/1			RW
0003B2H	Memory patch control/status register ch 2/3		PFCS1	RW
0003B3H	Memory patch control/status register ch 2/3			RW
0003B4H	Memory patch control/status register ch 4/5		PFCS2	RW
0003B5H	Memory patch control/status register ch 4/5			RW
0003B6H	Memory patch control/status register ch 6/7		PFCS3	RW
0003B7H	Memory patch control/status register ch 6/7			RW
0003B8H	Memory Patch function - Patch address 0 low	PFAL0		RW
0003B9H	Memory Patch function - Patch address 0 middle	PFAM0		RW
0003BAH	Memory Patch function - Patch address 0 high	PFAH0		RW
0003BBH	Memory Patch function - Patch address 1 low	PFAL1		RW
0003BCH	Memory Patch function - Patch address 1 middle	PFAM1		RW



## I/O map MB96(F)35x (10 / 27)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
0003BDH	Memory Patch function - Patch address 1 high	PFAH1		RW
0003BEH	Memory Patch function - Patch address 2 low	PFAL2		RW
0003BFH	Memory Patch function - Patch address 2 middle	PFAM2		RW
0003C0H	Memory Patch function - Patch address 2 high	PFAH2		RW
0003C1H	Memory Patch function - Patch address 3 low	PFAL3		RW
0003C2H	Memory Patch function - Patch address 3 middle	PFAM3		RW
0003C3H	Memory Patch function - Patch address 3 high	PFAH3		RW
0003C4H	Memory Patch function - Patch address 4 low	PFAL4		RW
0003C5H	Memory Patch function - Patch address 4 middle	PFAM4		RW
0003C6H	Memory Patch function - Patch address 4 high	PFAH4		RW
0003C7H	Memory Patch function - Patch address 5 low	PFAL5		RW
0003C8H	Memory Patch function - Patch address 5 middle	PFAM5		RW
0003C9H	Memory Patch function - Patch address 5 high	PFAH5		RW
0003CAH	Memory Patch function - Patch address 6 low	PFAL6		RW
0003CBH	Memory Patch function - Patch address 6 middle	PFAM6		RW
0003CCH	Memory Patch function - Patch address 6 high	PFAH6		RW
0003CDH	Memory Patch function - Patch address 7 low	PFAL7		RW
0003CEH	Memory Patch function - Patch address 7 middle	PFAM7		RW
0003CFH	Memory Patch function - Patch address 7 high	PFAH7		RW
0003D0H	Memory Patch function - Patch data 0 Low	PFDL0	PFD0	RW
0003D1H	Memory Patch function - Patch data 0 High	PFDH0		RW
0003D2H	Memory Patch function - Patch data 1 Low	PFDL1	PFD1	RW
0003D3H	Memory Patch function - Patch data 1 High	PFDH1		RW
0003D4H	Memory Patch function - Patch data 2 Low	PFDL2	PFD2	RW
0003D5H	Memory Patch function - Patch data 2 High	PFDH2		RW
0003D6H	Memory Patch function - Patch data 3 Low	PFDL3	PFD3	RW
0003D7H	Memory Patch function - Patch data 3 High	PFDH3		RW
0003D8H	Memory Patch function - Patch data 4 Low	PFDL4	PFD4	RW
0003D9H	Memory Patch function - Patch data 4 High	PFDH4		RW
0003DAH	Memory Patch function - Patch data 5 Low	PFDL5	PFD5	RW



## I/O map MB96(F)35x (11 / 27)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
0003DBH	Memory Patch function - Patch data 5 High	PFDH5		RW
0003DCH	Memory Patch function - Patch data 6 Low	PFDL6	PFD6	RW
0003DDH	Memory Patch function - Patch data 6 High	PFDH6		RW
0003DEH	Memory Patch function - Patch data 7 Low	PFDL7	PFD7	RW
0003DFH	Memory Patch function - Patch data 7 High	PFDH7		RW
0003E0H- 0003F0H	Reserved			-
0003F1H	Memory Control Status Register A	MCSRA		RW
0003F2H	Memory Timing Configuration Register A Low	MTCRAL	MTCRA	RW
0003F3H	Memory Timing Configuration Register A High	MTCRAH		RW
0003F4H- 0003F8H	Reserved			-
0003F9H	Flash Memory Write Control register 1	FMWC1		RW
0003FAH	Flash Memory Write Control register 2	FMWC2		RW
0003FBH	Flash Memory Write Control register 3	FMWC3		RW
0003FCH	Flash Memory Write Control register 4	FMWC4		RW
0003FDH	Flash Memory Write Control register 5	FMWC5		RW
0003FEH- 0003FFH	Reserved			-
000400H	Standby Mode control register	SMCR		RW
000401H	Clock select register	CKSR		RW
000402H	Clock Stabilisation select register	CKSSR		RW
000403H	Clock monitor register	CKMR		R
000404H	Clock Frequency control register Low	CKFCRL	CKFCR	RW
000405H	Clock Frequency control register High	CKFCRH		RW
000406H	PLL Control register Low	PLLCLL	PLLCLR	RW
000407H	PLL Control register High	PLLCLRH		RW
000408H	RC clock timer control register	RCTCR		RW
000409H	Main clock timer control register	MCTCR		RW
00040AH	Sub clock timer control register	SCTCR		RW

## I/O map MB96(F)35x (12 / 27)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
00040BH	Reset cause and clock status register with clear function	RCCSRC		R
00040CH	Reset configuration register	RCR		RW
00040DH	Reset cause and clock status register	RCCSR		R
00040EH	Watch dog timer configuration register	WDTC		RW
00040FH	Watch dog timer clear pattern register	WDTCP		W
000410H- 000414H	Reserved			-
000415H	Clock output activation register	COAR		RW
000416H	Clock output configuration register 0	COCR0		RW
000417H	Clock output configuration register 1	COCR1		RW
000418H	Clock Modulator control register	CMCR		RW
000419H	Reserved			-
00041AH	Clock Modulator Parameter register Low	CMPLR	CMPR	RW
00041BH	Clock Modulator Parameter register High	CMPRH		RW
00041CH- 00042BH	Reserved			-
00042CH	Voltage Regulator Control register	VRRCR		RW
00042DH	Clock Input and LVD Control Register	CILCR		RW
00042EH- 00042FH	Reserved			-
000430H	I/O Port P00 - Data Direction Register	DDR00		RW
000431H	I/O Port P01 - Data Direction Register	DDR01		RW
000432H	I/O Port P02 - Data Direction Register	DDR02		RW
000433H	I/O Port P03 - Data Direction Register	DDR03		RW
000434H	I/O Port P04 - Data Direction Register	DDR04		RW
000435H	I/O Port P05 - Data Direction Register	DDR05		RW
000436H	I/O Port P06 - Data Direction Register	DDR06		RW
000437H- 000443H	Reserved			-
000444H	I/O Port P00 - Port Input Enable Register	PIER00		RW
000445H	I/O Port P01 - Port Input Enable Register	PIER01		RW

## I/O map MB96(F)35x (13 / 27)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000446H	I/O Port P02 - Port Input Enable Register	PIER02		RW
000447H	I/O Port P03 - Port Input Enable Register	PIER03		RW
000448H	I/O Port P04 - Port Input Enable Register	PIER04		RW
000449H	I/O Port P05 - Port Input Enable Register	PIER05		RW
00044AH	I/O Port P06 - Port Input Enable Register	PIER06		RW
00044BH- 000457H	Reserved			-
000458H	I/O Port P00 - Port Input Level Register	PILR00		RW
000459H	I/O Port P01 - Port Input Level Register	PILR01		RW
00045AH	I/O Port P02 - Port Input Level Register	PILR02		RW
00045BH	I/O Port P03 - Port Input Level Register	PILR03		RW
00045CH	I/O Port P04 - Port Input Level Register	PILR04		RW
00045DH	I/O Port P05 - Port Input Level Register	PILR05		RW
00045EH	I/O Port P06 - Port Input Level Register	PILR06		RW
00045FH- 00046BH	Reserved			-
00046CH	I/O Port P00 - Extended Port Input Level Register	EPILR00		RW
00046DH	I/O Port P01 - Extended Port Input Level Register	EPILR01		RW
00046EH	I/O Port P02 - Extended Port Input Level Register	EPILR02		RW
00046FH	I/O Port P03 - Extended Port Input Level Register	EPILR03		RW
000470H	I/O Port P04 - Extended Port Input Level Register	EPILR04		RW
000471H	I/O Port P05 - Extended Port Input Level Register	EPILR05		RW
000472H	I/O Port P06 - Extended Port Input Level Register	EPILR06		RW
000473H- 00047FH	Reserved			-
000480H	I/O Port P00 - Port Output Drive Register	PODR00		RW
000481H	I/O Port P01 - Port Output Drive Register	PODR01		RW
000482H	I/O Port P02 - Port Output Drive Register	PODR02		RW
000483H	I/O Port P03 - Port Output Drive Register	PODR03		RW
000484H	I/O Port P04 - Port Output Drive Register	PODR04		RW
000485H	I/O Port P05 - Port Output Drive Register	PODR05		RW

## I/O map MB96(F)35x (14 / 27)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000486H	I/O Port P06 - Port Output Drive Register	PODR06		RW
000487H-0004A7H	Reserved			-
0004A8H	I/O Port P00 - Pull-Up resistor Control Register	PUCR00		RW
0004A9H	I/O Port P01 - Pull-Up resistor Control Register	PUCR01		RW
0004AAH	I/O Port P02 - Pull-Up resistor Control Register	PUCR02		RW
0004ABH	I/O Port P03 - Pull-Up resistor Control Register	PUCR03		RW
0004ACH	I/O Port P04 - Pull-Up resistor Control Register	PUCR04		RW
0004ADH	I/O Port P05 - Pull-Up resistor Control Register	PUCR05		RW
0004AEH	I/O Port P06 - Pull-Up resistor Control Register	PUCR06		RW
0004AFH-0004BBH	Reserved			-
0004BCH	I/O Port P00 - External Pin State Register	EPSR00		R
0004BDH	I/O Port P01 - External Pin State Register	EPSR01		R
0004BEH	I/O Port P02 - External Pin State Register	EPSR02		R
0004BFH	I/O Port P03 - External Pin State Register	EPSR03		R
0004C0H	I/O Port P04 - External Pin State Register	EPSR04		R
0004C1H	I/O Port P05 - External Pin State Register	EPSR05		R
0004C2H	I/O Port P06 - External Pin State Register	EPSR06		R
0004C3H-0004CFH	Reserved			-
0004D0H	ADC analog input enable register 0	ADER0		RW
0004D1H	ADC analog input enable register 1	ADER1		RW
0004D2H	ADC analog input enable register 2	ADER2		RW
0004D3H	ADC analog input enable register 3	ADER3		RW
0004D4H	ADC analog input enable register 4	ADER4		RW
0004D5H	Reserved			-
0004D6H	Peripheral Resource Relocation Register 0	PRRR0		RW
0004D7H	Peripheral Resource Relocation Register 1	PRRR1		RW
0004D8H	Peripheral Resource Relocation Register 2	PRRR2		RW
0004D9H	Peripheral Resource Relocation Register 3	PRRR3		RW

## I/O map MB96(F)35x (15 / 27)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
0004DAH	Peripheral Resource Relocation Register 4	PRRR4		RW
0004DBH	Peripheral Resource Relocation Register 5	PRRR5		RW
0004DCH	Peripheral Resource Relocation Register 6	PRRR6		RW
0004DDH	Peripheral Resource Relocation Register 7	PRRR7		RW
0004DEH	Peripheral Resource Relocation Register 8	PRRR8		RW
0004DFH	Peripheral Resource Relocation Register 9	PRRR9		RW
0004E0H	RTC - Sub Second Register L	WTBRL0	WTBR0	RW
0004E1H	RTC - Sub Second Register M	WTBRH0		RW
0004E2H	RTC - Sub-Second Register H	WTBR1		RW
0004E3H	RTC - Second Register	WTSR		RW
0004E4H	RTC - Minutes	WTMR		RW
0004E5H	RTC - Hour	WTHR		RW
0004E6H	RTC - Timer Control Extended Register	WTCER		RW
0004E7H	RTC - Clock select register	WTCKSR		RW
0004E8H	RTC - Timer Control Register Low	WTCRL	WTCR	RW
0004E9H	RTC - Timer Control Register High	WTCRH		RW
0004EAH	CAL - Calibration unit Control register	CUCR		RW
0004EBH	Reserved			-
0004ECH	CAL - Duration Timer Data Register Low	CUTDL	CUTD	RW
0004EDH	CAL - Duration Timer Data Register High	CUTDH		RW
0004EEH	CAL - Calibration Timer Register 2 Low	CUTR2L	CUTR2	R
0004EFH	CAL - Calibration Timer Register 2 High	CUTR2H		R
0004F0H	CAL - Calibration Timer Register 1 Low	CUTR1L	CUTR1	R
0004F1H	CAL - Calibration Timer Register 1 High	CUTR1H		R
0004F2H- 0004F9H	Reserved			-
0004FAH	RLT - Timer input select (for Cascading)	TMISR		RW
0004FBH- 00053DH	Reserved			-
00053EH	USART7 - Serial Mode Register	SMR7		RW
00053FH	USART7 - Serial Control Register	SCR7		RW

## I/O map MB96(F)35x (16 / 27)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000540H	USART7 - Serial TX Register	TDR7		W
000540H	USART7 - Serial RX Register	RDR7		R
000541H	USART7 - Serial Status Register	SSR7		RW
000542H	USART7 - Ext. Control/Com. Register	ECCR7		RW
000543H	USART7 - Ext. Status Com. Register	ESCR7		RW
000544H	USART7 - Baud Rate Generator Register Low	BGRL7	BGR7	RW
000545H	USART7 - Baud Rate Generator Register High	BGRH7		RW
000546H	USART7 - Extended Serial Interrupt Register	ESIR7		RW
000547H	Reserved			-
000548H	USART8 - Serial Mode Register	SMR8		RW
000549H	USART8 - Serial Control Register	SCR8		RW
00054AH	USART8 - Serial TX Register	TDR8		W
00054AH	USART8 - Serial RX Register	RDR8		R
00054BH	USART8 - Serial Status Register	SSR8		RW
00054CH	USART8 - Ext. Control/Com. Register	ECCR8		RW
00054DH	USART8 - Ext. Status Com. Register	ESCR8		RW
00054EH	USART8 - Baud Rate Generator Register Low	BGRL8	BGR8	RW
00054FH	USART8 - Baud Rate Generator Register High	BGRH8		RW
000550H	USART8 - Extended Serial Interrupt Register	ESIR8		RW
000551H-000563H	Reserved			-
000564H	PPG6 - Timer register		PTMR6	R
000565H	PPG6 - Timer register			R
000566H	PPG6 - Period setting register		PCSR6	W
000567H	PPG6 - Period setting register			W
000568H	PPG6 - Duty cycle register		PDUT6	W
000569H	PPG6 - Duty cycle register			W
00056AH	PPG6 - Control status register Low	PCNL6	PCN6	RW
00056BH	PPG6 - Control status register High	PCNH6		RW
00056CH	PPG7 - Timer register		PTMR7	R

## I/O map MB96(F)35x (17 / 27)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
00056DH	PPG7 - Timer register			R
00056EH	PPG7 - Period setting register		PCSR7	W
00056FH	PPG7 - Period setting register			W
000570H	PPG7 - Duty cycle register		PDUT7	W
000571H	PPG7 - Duty cycle register			W
000572H	PPG7 - Control status register Low	PCNL7	PCN7	RW
000573H	PPG7 - Control status register High	PCNH7		RW
000574H	PPG11-PPG8 - General Control register 1 Low	GCN1L2	GCN12	RW
000575H	PPG11-PPG8 - General Control register 1 High	GCN1H2		RW
000576H	PPG11-PPG8 - General Control register 2 Low	GCN2L2	GCN22	RW
000577H	PPG11-PPG8 - General Control register 2 High	GCN2H2		RW
000578H	PPG8 - Timer register		PTMR8	R
000579H	PPG8 - Timer register			R
00057AH	PPG8 - Period setting register		PCSR8	W
00057BH	PPG8 - Period setting register			W
00057CH	PPG8 - Duty cycle register		PDUT8	W
00057DH	PPG8 - Duty cycle register			W
00057EH	PPG8 - Control status register Low	PCNL8	PCN8	RW
00057FH	PPG8 - Control status register High	PCNH8		RW
000580H	PPG9 - Timer register		PTMR9	R
000581H	PPG9 - Timer register			R
000582H	PPG9 - Period setting register		PCSR9	W
000583H	PPG9 - Period setting register			W
000584H	PPG9 - Duty cycle register		PDUT9	W
000585H	PPG9 - Duty cycle register			W
000586H	PPG9 - Control status register Low	PCNL9	PCN9	RW
000587H	PPG9 - Control status register High	PCNH9		RW
000588H	PPG10 - Timer register		PTMR10	R
000589H	PPG10 - Timer register			R
00058AH	PPG10 - Period setting register		PCSR10	W

## I/O map MB96(F)35x (18 / 27)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
00058BH	PPG10 - Period setting register			W
00058CH	PPG10 - Duty cycle register		PDUT10	W
00058DH	PPG10 - Duty cycle register			W
00058EH	PPG10 - Control status register Low	PCNL10	PCN10	RW
00058FH	PPG10 - Control status register High	PCNH10		RW
000590H	PPG11 - Timer register		PTMR11	R
000591H	PPG11 - Timer register			R
000592H	PPG11 - Period setting register		PCSR11	W
000593H	PPG11 - Period setting register			W
000594H	PPG11 - Duty cycle register		PDUT11	W
000595H	PPG11 - Duty cycle register			W
000596H	PPG11 - Control status register Low	PCNL11	PCN11	RW
000597H	PPG11 - Control status register High	PCNH11		RW
000598H	PPG15-PPG12 - General Control register 1 Low	GCN1L3	GCN13	RW
000599H	PPG15-PPG12 - General Control register 1 High	GCN1H3		RW
00059AH	PPG15-PPG12 - General Control register 2 Low	GCN2L3	GCN23	RW
00059BH	PPG15-PPG12 - General Control register 2 High	GCN2H3		RW
00059CH	PPG12 - Timer register		PTMR12	R
00059DH	PPG12 - Timer register			R
00059EH	PPG12 - Period setting register		PCSR12	W
00059FH	PPG12 - Period setting register			W
0005A0H	PPG12 - Duty cycle register		PDUT12	W
0005A1H	PPG12 - Duty cycle register			W
0005A2H	PPG12 - Control status register Low	PCNL12	PCN12	RW
0005A3H	PPG12 - Control status register High	PCNH12		RW
0005A4H	PPG13 - Timer register		PTMR13	R
0005A5H	PPG13 - Timer register			R
0005A6H	PPG13 - Period setting register		PCSR13	W
0005A7H	PPG13 - Period setting register			W
0005A8H	PPG13 - Duty cycle register		PDUT13	W



## I/O map MB96(F)35x (19 / 27)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
0005A9H	PPG13 - Duty cycle register			W
0005AAH	PPG13 - Control status register Low	PCNL13	PCN13	RW
0005ABH	PPG13 - Control status register High	PCNH13		RW
0005ACH	PPG14 - Timer register		PTMR14	R
0005ADH	PPG14 - Timer register			R
0005AEH	PPG14 - Period setting register		PCSR14	W
0005AFH	PPG14 - Period setting register			W
0005B0H	PPG14 - Duty cycle register		PDUT14	W
0005B1H	PPG14 - Duty cycle register			W
0005B2H	PPG14 - Control status register Low	PCNL14	PCN14	RW
0005B3H	PPG14 - Control status register High	PCNH14		RW
0005B4H	PPG15 - Timer register		PTMR15	R
0005B5H	PPG15 - Timer register			R
0005B6H	PPG15 - Period setting register		PCSR15	W
0005B7H	PPG15 - Period setting register			W
0005B8H	PPG15 - Duty cycle register		PDUT15	W
0005B9H	PPG15 - Duty cycle register			W
0005BAH	PPG15 - Control status register Low	PCNL15	PCN15	RW
0005BBH	PPG15 - Control status register High	PCNH15		RW
0005BCH	PPG19-PPG16 - General Control register 1 Low	GCN1L4	GCN14	RW
0005BDH	PPG19-PPG16 - General Control register 1 High	GCN1H4		RW
0005BEH	PPG19-PPG16 - General Control register 2 Low	GCN2L4	GCN24	RW
0005BFH	PPG19-PPG16 - General Control register 2 High	GCN2H4		RW
0005C0H	PPG16 - Timer register		PTMR16	R
0005C1H	PPG16 - Timer register			R
0005C2H	PPG16 - Period setting register		PCSR16	W
0005C3H	PPG16 - Period setting register			W
0005C4H	PPG16 - Duty cycle register		PDUT16	W
0005C5H	PPG16 - Duty cycle register			W
0005C6H	PPG16 - Control status register Low	PCNL16	PCN16	RW

### I/O map MB96(F)35x (20 / 27)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
0005C7H	PPG16 - Control status register High	PCNH16		RW
0005C8H	PPG17 - Timer register		PTMR17	R
0005C9H	PPG17 - Timer register			R
0005CAH	PPG17 - Period setting register		PCSR17	W
0005CBH	PPG17 - Period setting register			W
0005CCH	PPG17 - Duty cycle register		PDUT17	W
0005CDH	PPG17 - Duty cycle register			W
0005CEH	PPG17 - Control status register Low	PCNL17	PCN17	RW
0005CFH	PPG17 - Control status register High	PCNH17		RW
0005D0H	PPG18 - Timer register		PTMR18	R
0005D1H	PPG18 - Timer register			R
0005D2H	PPG18 - Period setting register		PCSR18	W
0005D3H	PPG18 - Period setting register			W
0005D4H	PPG18 - Duty cycle register		PDUT18	W
0005D5H	PPG18 - Duty cycle register			W
0005D6H	PPG18 - Control status register Low	PCNL18	PCN18	RW
0005D7H	PPG18 - Control status register High	PCNH18		RW
0005D8H	PPG19 - Timer register		PTMR19	R
0005D9H	PPG19 - Timer register			R
0005DAH	PPG19 - Period setting register		PCSR19	W
0005DBH	PPG19 - Period setting register			W
0005DCH	PPG19 - Duty cycle register		PDUT19	W
0005DDH	PPG19 - Duty cycle register			W
0005DEH	PPG19 - Control status register Low	PCNL19	PCN19	RW
0005DFH	PPG19 - Control status register High	PCNH19		RW
0005E0H- 00065FH	Reserved			-
000660H	Peripheral Resource Relocation Register 10	PRRR10		RW
000661H	Peripheral Resource Relocation Register 11	PRRR11		RW
000662H	Peripheral Resource Relocation Register 12	PRRR12		RW

## I/O map MB96(F)35x (21 / 27)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000663H	Peripheral Resource Relocation Register 13	PRRR13		W
000664H- 0006DFH	Reserved			-
0006E0H	External Bus - Area configuration register 0 Low	EACL0	EAC0	RW
0006E1H	External Bus - Area configuration register 0 High	EACH0		RW
0006E2H	External Bus - Area configuration register 1 Low	EACL1	EAC1	RW
0006E3H	External Bus - Area configuration register 1 High	EACH1		RW
0006E4H	External Bus - Area configuration register 2 Low	EACL2	EAC2	RW
0006E5H	External Bus - Area configuration register 2 High	EACH2		RW
0006E6H	External Bus - Area configuration register 3 Low	EACL3	EAC3	RW
0006E7H	External Bus - Area configuration register 3 High	EACH3		RW
0006E8H	External Bus - Area configuration register 4 Low	EACL4	EAC4	RW
0006E9H	External Bus - Area configuration register 4 High	EACH4		RW
0006EAH	External Bus - Area configuration register 5 Low	EACL5	EAC5	RW
0006EBH	External Bus - Area configuration register 5 High	EACH5		RW
0006ECH	External Bus - Area select register 2	EAS2		RW
0006EDH	External Bus - Area select register 3	EAS3		RW
0006EEH	External Bus - Area select register 4	EAS4		RW
0006EFH	External Bus - Area select register 5	EAS5		RW
0006F0H	External Bus - Mode register	EBM		RW
0006F1H	External Bus - Clock and Function register	EBCF		RW
0006F2H	External Bus - Address output enable register 0	EBAE0		RW
0006F3H	External Bus - Address output enable register 1	EBAE1		RW
0006F4H	External Bus - Address output enable register 2	EBAE2		RW
0006F5H	External Bus - Control signal register	EBCS		RW
0006F6H- 0007FFH	Reserved			-
000800H	CAN1 - Control register Low	CTRLRL1	CTRLR1	RW
000801H	CAN1 - Control register High (reserved)	CTRLRH1		R
000802H	CAN1 - Status register Low	STATRL1	STATR1	RW
000803H	CAN1 - Status register High (reserved)	STATRH1		R

## I/O map MB96(F)35x (22 / 27)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000804H	CAN1 - Error Counter Low (Transmit)	ERRCNTL1	ERRCNT1	R
000805H	CAN1 - Error Counter High (Receive)	ERRCNTH1		R
000806H	CAN1 - Bit Timing Register Low	BTRL1	BTR1	RW
000807H	CAN1 - Bit Timing Register High	BTRH1		RW
000808H	CAN1 - Interrupt Register Low	INTRL1	INTR1	R
000809H	CAN1 - Interrupt Register High	INTRH1		R
00080AH	CAN1 - Test Register Low	TESTRL1	TESTR1	RW
00080BH	CAN1 - Test Register High (reserved)	TESTRH1		R
00080CH	CAN1 - BRP Extension register Low	BRPERL1	BRPER1	RW
00080DH	CAN1 - BRP Extension register High (reserved)	BRPERH1		R
00080EH-00080FH	Reserved			-
000810H	CAN1 - IF1 Command request register Low	IF1CREQL1	IF1CREQ1	RW
000811H	CAN1 - IF1 Command request register High	IF1CREQH1		RW
000812H	CAN1 - IF1 Command Mask register Low	IF1CMSKL1	IF1CMSK1	RW
000813H	CAN1 - IF1 Command Mask register High (reserved)	IF1CMSKH1		R
000814H	CAN1 - IF1 Mask 1 Register Low	IF1MSK1L1	IF1MSK11	RW
000815H	CAN1 - IF1 Mask 1 Register High	IF1MSK1H1		RW
000816H	CAN1 - IF1 Mask 2 Register Low	IF1MSK2L1	IF1MSK21	RW
000817H	CAN1 - IF1 Mask 2 Register High	IF1MSK2H1		RW
000818H	CAN1 - IF1 Arbitration 1 Register Low	IF1ARB1L1	IF1ARB11	RW
000819H	CAN1 - IF1 Arbitration 1 Register High	IF1ARB1H1		RW
00081AH	CAN1 - IF1 Arbitration 2 Register Low	IF1ARB2L1	IF1ARB21	RW
00081BH	CAN1 - IF1 Arbitration 2 Register High	IF1ARB2H1		RW
00081CH	CAN1 - IF1 Message Control Register Low	IF1MCTRL1	IF1MCTR1	RW
00081DH	CAN1 - IF1 Message Control Register High	IF1MCTRH1		RW
00081EH	CAN1 - IF1 Data A1 Low	IF1DTA1L1	IF1DTA11	RW
00081FH	CAN1 - IF1 Data A1 High	IF1DTA1H1		RW
000820H	CAN1 - IF1 Data A2 Low	IF1DTA2L1	IF1DTA21	RW
000821H	CAN1 - IF1 Data A2 High	IF1DTA2H1		RW

## I/O map MB96(F)35x (23 / 27)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000822H	CAN1 - IF1 Data B1 Low	IF1DTB1L1	IF1DTB11	RW
000823H	CAN1 - IF1 Data B1 High	IF1DTB1H1		RW
000824H	CAN1 - IF1 Data B2 Low	IF1DTB2L1	IF1DTB21	RW
000825H	CAN1 - IF1 Data B2 High	IF1DTB2H1		RW
000826H- 00083FH	Reserved			-
000840H	CAN1 - IF2 Command request register Low	IF2CREQL1	IF2CREQ1	RW
000841H	CAN1 - IF2 Command request register High	IF2CREQH1		RW
000842H	CAN1 - IF2 Command Mask register Low	IF2CMSKL1	IF2CMSK1	RW
000843H	CAN1 - IF2 Command Mask register High (re- served)	IF2CMSKH1		R
000844H	CAN1 - IF2 Mask 1 Register Low	IF2MSK1L1	IF2MSK11	RW
000845H	CAN1 - IF2 Mask 1 Register High	IF2MSK1H1		RW
000846H	CAN1 - IF2 Mask 2 Register Low	IF2MSK2L1	IF2MSK21	RW
000847H	CAN1 - IF2 Mask 2 Register High	IF2MSK2H1		RW
000848H	CAN1 - IF2 Arbitration 1 Register Low	IF2ARB1L1	IF2ARB11	RW
000849H	CAN1 - IF2 Arbitration 1 Register High	IF2ARB1H1		RW
00084AH	CAN1 - IF2 Arbitration 2 Register Low	IF2ARB2L1	IF2ARB21	RW
00084BH	CAN1 - IF2 Arbitration 2 Register High	IF2ARB2H1		RW
00084CH	CAN1 - IF2 Message Control Register Low	IF2MCTRL1	IF2MCTR1	RW
00084DH	CAN1 - IF2 Message Control Register High	IF2MCTRH1		RW
00084EH	CAN1 - IF2 Data A1 Low	IF2DTA1L1	IF2DTA11	RW
00084FH	CAN1 - IF2 Data A1 High	IF2DTA1H1		RW
000850H	CAN1 - IF2 Data A2 Low	IF2DTA2L1	IF2DTA21	RW
000851H	CAN1 - IF2 Data A2 High	IF2DTA2H1		RW
000852H	CAN1 - IF2 Data B1 Low	IF2DTB1L1	IF2DTB11	RW
000853H	CAN1 - IF2 Data B1 High	IF2DTB1H1		RW
000854H	CAN1 - IF2 Data B2 Low	IF2DTB2L1	IF2DTB21	RW
000855H	CAN1 - IF2 Data B2 High	IF2DTB2H1		RW
000856H- 00087FH	Reserved			-

## I/O map MB96(F)35x (24 / 27)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000880H	CAN1 - Transmission Request 1 Register Low	TREQR1L1	TREQR11	R
000881H	CAN1 - Transmission Request 1 Register High	TREQR1H1		R
000882H	CAN1 - Transmission Request 2 Register Low	TREQR2L1	TREQR21	R
000883H	CAN1 - Transmission Request 2 Register High	TREQR2H1		R
000884H-00088FH	Reserved			-
000890H	CAN1 - New Data 1 Register Low	NEWDT1L1	NEWDT11	R
000891H	CAN1 - New Data 1 Register High	NEWDT1H1		R
000892H	CAN1 - New Data 2 Register Low	NEWDT2L1	NEWDT21	R
000893H	CAN1 - New Data 2 Register High	NEWDT2H1		R
000894H-00089FH	Reserved			-
0008A0H	CAN1 - Interrupt Pending 1 Register Low	INTPND1L1	INTPND11	R
0008A1H	CAN1 - Interrupt Pending 1 Register High	INTPND1H1		R
0008A2H	CAN1 - Interrupt Pending 2 Register Low	INTPND2L1	INTPND21	R
0008A3H	CAN1 - Interrupt Pending 2 Register High	INTPND2H1		R
0008A4H-0008AFH	Reserved			-
0008B0H	CAN1 - Message Valid 1 Register Low	MSGVAL1L1	MSGVAL11	R
0008B1H	CAN1 - Message Valid 1 Register High	MSGVAL1H1		R
0008B2H	CAN1 - Message Valid 2 Register Low	MSGVAL2L1	MSGVAL21	R
0008B3H	CAN1 - Message Valid 2 Register High	MSGVAL2H1		R
0008B4H-0008CDH	Reserved			-
0008CEH	CAN1 - Output enable register	COER1		RW
0008CFH-0008FFH	Reserved			-
000900H	CAN2 - Control register Low	CTRLRL2	CTRLR2	RW
000901H	CAN2 - Control register High (reserved)	CTRLRH2		R
000902H	CAN2 - Status register Low	STATRL2	STATR2	RW
000903H	CAN2 - Status register High (reserved)	STATRH2		R
000904H	CAN2 - Error Counter Low (Transmit)	ERRCNTL2	ERRCNT2	R

## I/O map MB96(F)35x (25 / 27)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000905H	CAN2 - Error Counter High (Receive)	ERRCNT2		R
000906H	CAN2 - Bit Timing Register Low	BTRL2	BTR2	RW
000907H	CAN2 - Bit Timing Register High	BTRH2		RW
000908H	CAN2 - Interrupt Register Low	INTRL2	INTR2	R
000909H	CAN2 - Interrupt Register High	INTRH2		R
00090AH	CAN2 - Test Register Low	TESTRL2	TESTR2	RW
00090BH	CAN2 - Test Register High (reserved)	TESTRH2		R
00090CH	CAN2 - BRP Extension register Low	BRPERL2	BRPER2	RW
00090DH	CAN2 - BRP Extension register High (reserved)	BRPERH2		R
00090EH- 00090FH	Reserved			-
000910H	CAN2 - IF1 Command request register Low	IF1CREQL2	IF1CREQ2	RW
000911H	CAN2 - IF1 Command request register High	IF1CREQH2		RW
000912H	CAN2 - IF1 Command Mask register Low	IF1CMSKL2	IF1CMSK2	RW
000913H	CAN2 - IF1 Command Mask register High (re- served)	IF1CMSKH2		R
000914H	CAN2 - IF1 Mask 1 Register Low	IF1MSK1L2	IF1MSK12	RW
000915H	CAN2 - IF1 Mask 1 Register High	IF1MSK1H2		RW
000916H	CAN2 - IF1 Mask 2 Register Low	IF1MSK2L2	IF1MSK22	RW
000917H	CAN2 - IF1 Mask 2 Register High	IF1MSK2H2		RW
000918H	CAN2 - IF1 Arbitration 1 Register Low	IF1ARB1L2	IF1ARB12	RW
000919H	CAN2 - IF1 Arbitration 1 Register High	IF1ARB1H2		RW
00091AH	CAN2 - IF1 Arbitration 2 Register Low	IF1ARB2L2	IF1ARB22	RW
00091BH	CAN2 - IF1 Arbitration 2 Register High	IF1ARB2H2		RW
00091CH	CAN2 - IF1 Message Control Register Low	IF1MCTRL2	IF1MCTR2	RW
00091DH	CAN2 - IF1 Message Control Register High	IF1MCTRH2		RW
00091EH	CAN2 - IF1 Data A1 Low	IF1DTA1L2	IF1DTA12	RW
00091FH	CAN2 - IF1 Data A1 High	IF1DTA1H2		RW
000920H	CAN2 - IF1 Data A2 Low	IF1DTA2L2	IF1DTA22	RW
000921H	CAN2 - IF1 Data A2 High	IF1DTA2H2		RW
000922H	CAN2 - IF1 Data B1 Low	IF1DTB1L2	IF1DTB12	RW



## I/O map MB96(F)35x (26 / 27)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000923H	CAN2 - IF1 Data B1 High	IF1DTB1H2		RW
000924H	CAN2 - IF1 Data B2 Low	IF1DTB2L2	IF1DTB22	RW
000925H	CAN2 - IF1 Data B2 High	IF1DTB2H2		RW
000926H-00093FH	Reserved			-
000940H	CAN2 - IF2 Command request register Low	IF2CREQL2	IF2CREQ2	RW
000941H	CAN2 - IF2 Command request register High	IF2CREQH2		RW
000942H	CAN2 - IF2 Command Mask register Low	IF2CMSKL2	IF2CMSK2	RW
000943H	CAN2 - IF2 Command Mask register High (reserved)	IF2CMSKH2		R
000944H	CAN2 - IF2 Mask 1 Register Low	IF2MSK1L2	IF2MSK12	RW
000945H	CAN2 - IF2 Mask 1 Register High	IF2MSK1H2		RW
000946H	CAN2 - IF2 Mask 2 Register Low	IF2MSK2L2	IF2MSK22	RW
000947H	CAN2 - IF2 Mask 2 Register High	IF2MSK2H2		RW
000948H	CAN2 - IF2 Arbitration 1 Register Low	IF2ARB1L2	IF2ARB12	RW
000949H	CAN2 - IF2 Arbitration 1 Register High	IF2ARB1H2		RW
00094AH	CAN2 - IF2 Arbitration 2 Register Low	IF2ARB2L2	IF2ARB22	RW
00094BH	CAN2 - IF2 Arbitration 2 Register High	IF2ARB2H2		RW
00094CH	CAN2 - IF2 Message Control Register Low	IF2MCTRL2	IF2MCTR2	RW
00094DH	CAN2 - IF2 Message Control Register High	IF2MCTRH2		RW
00094EH	CAN2 - IF2 Data A1 Low	IF2DTA1L2	IF2DTA12	RW
00094FH	CAN2 - IF2 Data A1 High	IF2DTA1H2		RW
000950H	CAN2 - IF2 Data A2 Low	IF2DTA2L2	IF2DTA22	RW
000951H	CAN2 - IF2 Data A2 High	IF2DTA2H2		RW
000952H	CAN2 - IF2 Data B1 Low	IF2DTB1L2	IF2DTB12	RW
000953H	CAN2 - IF2 Data B1 High	IF2DTB1H2		RW
000954H	CAN2 - IF2 Data B2 Low	IF2DTB2L2	IF2DTB22	RW
000955H	CAN2 - IF2 Data B2 High	IF2DTB2H2		RW
000956H-00097FH	Reserved			-
000980H	CAN2 - Transmission Request 1 Register Low	TREQR1L2	TREQR12	R



I/O map MB96(F)35x (27 / 27)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000981H	CAN2 - Transmission Request 1 Register High	TREQR1H2		R
000982H	CAN2 - Transmission Request 2 Register Low	TREQR2L2	TREQR22	R
000983H	CAN2 - Transmission Request 2 Register High	TREQR2H2		R
000984H- 00098FH	Reserved			-
000990H	CAN2 - New Data 1 Register Low	NEWDT1L2	NEWDT12	R
000991H	CAN2 - New Data 1 Register High	NEWDT1H2		R
000992H	CAN2 - New Data 2 Register Low	NEWDT2L2	NEWDT22	R
000993H	CAN2 - New Data 2 Register High	NEWDT2H2		R
000994H- 00099FH	Reserved			-
0009A0H	CAN2 - Interrupt Pending 1 Register Low	INTPND1L2	INTPND12	R
0009A1H	CAN2 - Interrupt Pending 1 Register High	INTPND1H2		R
0009A2H	CAN2 - Interrupt Pending 2 Register Low	INTPND2L2	INTPND22	R
0009A3H	CAN2 - Interrupt Pending 2 Register High	INTPND2H2		R
0009A4H- 0009AFH	Reserved			-
0009B0H	CAN2 - Message Valid 1 Register Low	MSGVAL1L2	MSGVAL12	R
0009B1H	CAN2 - Message Valid 1 Register High	MSGVAL1H2		R
0009B2H	CAN2 - Message Valid 2 Register Low	MSGVAL2L2	MSGVAL22	R
0009B3H	CAN2 - Message Valid 2 Register High	MSGVAL2H2		R
0009B4H- 0009CDH	Reserved			-
0009CEH	CAN2 - Output enable register	COER2		RW
0009CFH- 000BFFH	Reserved			-

## ■ INTERRUPT VECTOR TABLE

Interrupt vector table MB96(F)35x (1 / 3)

Vector number	Offset in vector table	Vector name	Cleared by DMA	Index in ICR to program	Description
0	3FC	CALLV0	No	-	
1	3F8	CALLV1	No	-	
2	3F4	CALLV2	No	-	
3	3F0	CALLV3	No	-	
4	3EC	CALLV4	No	-	
5	3E8	CALLV5	No	-	
6	3E4	CALLV6	No	-	
7	3E0	CALLV7	No	-	
8	3DC	RESET	No	-	
9	3D8	INT9	No	-	
10	3D4	EXCEPTION	No	-	
11	3D0	NMI	No	-	Non-Maskable Interrupt
12	3CC	DLY	No	12	Delayed Interrupt
13	3C8	RC_TIMER	No	13	RC Timer
14	3C4	MC_TIMER	No	14	Main Clock Timer
15	3C0	SC_TIMER	No	15	Sub Clock Timer
16	3BC	PLL_UNLOCK	No	16	Reserved
17	3B8	EXTINT0	Yes	17	External Interrupt 0
18	3B4				Reserved
19	3B0	EXTINT2	Yes	19	External Interrupt 2
20	3AC	EXTINT3	Yes	20	External Interrupt 3
21	3A8	EXTINT4	Yes	21	External Interrupt 4
22	3A4				Reserved
23	3A0	EXTINT7	Yes	23	External Interrupt 7
24	39C	EXTINT8	Yes	24	External Interrupt 8
25	398	EXTINT9	Yes	25	External Interrupt 9
26	394	EXTINT10	Yes	26	External Interrupt 10
27	390	EXTINT11	Yes	27	External Interrupt 11
28	38C	EXTINT12	Yes	28	External Interrupt 12
29	388	EXTINT13	Yes	29	External Interrupt 13
30	384	EXTINT14	Yes	30	External Interrupt 14
31	380	EXTINT15	Yes	31	External Interrupt 15
32	37C	CAN1	No	32	CAN Controller 1

Interrupt vector table MB96(F)35x (2 / 3)

Vector number	Offset in vector table	Vector name	Cleared by DMA	Index in ICR to program	Description
33	378	CAN2	No	33	CAN Controller 2
34	374	PPG0	Yes	34	Programmable Pulse Generator 0
35	370	PPG1	Yes	35	Programmable Pulse Generator 1
36	36C	PPG2	Yes	36	Programmable Pulse Generator 2
37	368	PPG3	Yes	37	Programmable Pulse Generator 3
38	364	PPG4	Yes	38	Programmable Pulse Generator 4
39	360	PPG5	Yes	39	Programmable Pulse Generator 5
40	35C	PPG6	Yes	40	Programmable Pulse Generator 6
41	358	PPG7	Yes	41	Programmable Pulse Generator 7
42	354	PPG8	Yes	42	Programmable Pulse Generator 8
43	350	PPG9	Yes	43	Programmable Pulse Generator 9
44	34C	PPG10	Yes	44	Programmable Pulse Generator 10
45	348	PPG11	Yes	45	Programmable Pulse Generator 11
46	344	PPG12	Yes	46	Programmable Pulse Generator 12
47	340	PPG13	Yes	47	Programmable Pulse Generator 13
48	33C	PPG14	Yes	48	Programmable Pulse Generator 14
49	338	PPG15	Yes	49	Programmable Pulse Generator 15
50	334	PPG16	Yes	50	Programmable Pulse Generator 16
51	330	PPG17	Yes	51	Programmable Pulse Generator 17
52	32C	PPG18	Yes	52	Programmable Pulse Generator 18
53	328	PPG19	Yes	53	Programmable Pulse Generator 19
54	324	RLT0	Yes	54	Reload Timer 0
55	320	RLT1	Yes	55	Reload Timer 1
56	31C	RLT2	Yes	56	Reload Timer 2
57	318	RLT3	Yes	57	Reload Timer 3
58	314	PPGRLT	Yes	58	Reload Timer 6 - dedicated for PPG
59	310	ICU0	Yes	59	Input Capture Unit 0
60	30C	ICU1	Yes	60	Input Capture Unit 1
61	308				Reserved
62	304				Reserved
63	300	ICU4	Yes	63	Input Capture Unit 4
64	2FC	ICU5	Yes	64	Input Capture Unit 5
65	2F8	ICU6	Yes	65	Input Capture Unit 6
66	2F4	ICU7	Yes	66	Input Capture Unit 7
67	2F0				Reserved

Interrupt vector table MB96(F)35x (3 / 3)

Vector number	Offset in vector table	Vector name	Cleared by DMA	Index in ICR to program	Description
68	2EC				Reserved
69	2E8				Reserved
70	2E4				Reserved
71	2E0	OCU4	Yes	71	Output Compare Unit 4
72	2DC	OCU5	Yes	72	Output Compare Unit 5
73	2D8	OCU6	Yes	73	Output Compare Unit 6
74	2D4	OCU7	Yes	74	Output Compare Unit 7
75	2D0				Reserved
76	2CC				Reserved
77	2C8	FRT0	Yes	77	Free Running Timer 0
78	2C4	FRT1	Yes	78	Free Running Timer 1
79	2C0				Reserved
80	2BC				Reserved
81	2B8	RTC0	No	81	Real Timer Clock
82	2B4	CAL0	No	82	Clock Calibration Unit
83	2B0	IIC0	Yes	83	I2C interface
84	2AC	ADC0	Yes	84	A/D Converter
85	2A8	LINR2	Yes	85	LIN USART 2 RX
86	2A4	LINT2	Yes	86	LIN USART 2 TX
87	2A0	LINR3	Yes	87	LIN USART 3 RX
88	29C	LINT3	Yes	88	LIN USART 3 TX
89	298	LINR7	Yes	89	LIN USART 7 RX
90	294	LINT7	Yes	90	LIN USART 7 TX
91	290	LINR8	Yes	91	LIN USART 8 RX
92	28C	LINT8	Yes	92	LIN USART 8 TX
93	288	FLASH_A	No	93	Flash memory A (only Flash devices)

## ■ HANDLING DEVICES

Special care is required for the following when handling the device:

- Latch-up prevention
- Unused pins handling
- External clock usage
- Unused sub clock signal
- Notes on PLL clock mode operation
- Power supply pins ( $V_{CC}/V_{SS}$ )
- Crystal oscillator circuit
- Turn on sequence of power supply to A/D converter and analog inputs
- Pin handling when not using the A/D converter
- Notes on energization
- Stabilization of power supply voltage

### 1. Latch-up prevention

- CMOS IC chips may suffer latch-up under the following conditions:
  - A voltage higher than  $V_{CC}$  or lower than  $V_{SS}$  is applied to an input or output pin.
  - A voltage higher than the rated voltage is applied between  $V_{CC}$  and  $V_{SS}$ .
- Latch-up may increase the power supply current dramatically, causing thermal damages to the device.

### 2. Unused pins handling


- Unused input pins can be left open when the input is disabled (corresponding bit of Port Input Enable register  $PIER = 0$ ).
- Leaving unused input pins open when the input is enabled may result in misbehavior and possible permanent damage of the device. They must therefore be pulled up or pulled down through resistors. To prevent latch-up, those resistors should be more than 2 k $\Omega$ .
- Unused bidirectional pins can be set either to the output state and be then left open, or to the input state with either input disabled or external pull-up/pull-down resistor as described above.

### 3. External clock usage

- The permitted frequency range of an external clock depends on the oscillator type and configuration. See AC Characteristics for detailed modes and frequency limits. Single and opposite phase external clocks must be connected as follows:

#### 1. Single phase external clock


- When using a single phase external clock, X0 pin must be driven and X1 pin left open.



#### 2. Opposite phase external clock

- When using an opposite phase external clock, X1 (X1A) must be supplied with a clock signal which has the

opposite phase to the X0 (X0A) pins.



#### 4. Unused sub clock signal

- If the pins X0A and X1A are not connected to an oscillator, a pull-down resistor must be connected on the X0A pin and the X1A pin must be left open.

#### 5. Notes on PLL clock mode operation

- If the PLL clock mode is selected and no external oscillator is operating or no external clock is supplied, the microcontroller attempts to work with the free oscillating PLL. Performance of this operation, however, cannot be guaranteed.

#### 6. Power supply pins ( $V_{CC}/V_{SS}$ )

- It is required that all  $V_{CC}$ -level as well as all  $V_{SS}$ -level power supply pins are at the same potential. If there is more than one  $V_{CC}$  or  $V_{SS}$  level, the device may operate incorrectly or be damaged even within the guaranteed operating range.
- $V_{CC}$  and  $V_{SS}$  must be connected to the device from the power supply with lowest possible impedance.
- As a measure against power supply noise, it is required to connect a bypass capacitor of about 0.1  $\mu\text{F}$  between  $V_{CC}$  and  $V_{SS}$  as close as possible to  $V_{CC}$  and  $V_{SS}$  pins.

#### 7. Crystal oscillator circuit

- Noise at X0 or X1 pins might cause abnormal operation. It is required to provide bypass capacitors with shortest possible distance to X0, X1 pins, crystal oscillator (or ceramic resonator) and ground lines, and, to the utmost effort, that the lines of oscillation circuit do not cross the lines of other circuits.
- It is highly recommended to provide a printed circuit board art work surrounding X0 and X1 pins with a ground area for stabilizing the operation.
- It is highly recommended to evaluate the quartz/MCU system at the quartz manufacturer.

#### 8. Turn on sequence of power supply to A/D converter and analog inputs

- It is required to turn the A/D converter power supply ( $AV_{CC}$ ,  $AV_{RH}$ ,  $AV_{RL}$ ) and analog inputs ( $AN_n$ ) on after turning the digital power supply ( $V_{CC}$ ) on.
- It is also required to turn the digital power off after turning the A/D converter supply and analog inputs off. In this case, the voltage must not exceed  $AV_{RH}$  or  $AV_{CC}$  (turning the analog and digital power supplies simultaneously on or off is acceptable).

#### 9. Pin handling when not using the A/D converter

- It is required to connect the unused pins of the A/D converter as  $AV_{CC} = V_{CC}$ ,  $AV_{SS} = AV_{RH} = AV_{RL} = V_{SS}$ .

#### 10. Notes on energization

- To prevent malfunction of the internal voltage regulator, supply voltage profile while turning the power supply on should be slower than 50 $\mu\text{s}$  from 0.2 V to 2.7 V.

#### 11. Stabilization of power supply voltage

- If the power supply voltage varies acutely even within the operation safety range of the Vcc power supply voltage, a malfunction may occur. The Vcc power supply voltage must therefore be stabilized. As stabilization guidelines, the power supply voltage must be stabilized in such a way that Vcc ripple fluctuations (peak to peak value) in the commercial frequencies (50 to 60 Hz) fall within 10% of the standard Vcc power supply voltage and the transient fluctuation rate becomes  $0.1V/\mu s$  or less in instantaneous fluctuation for power supply switching.

PRELIMINARY

**PRELIMINARY**



## ■ ELECTRICAL CHARACTERISTICS

### 1. Absolute Maximum Ratings


WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

Parameter	Symbol	Rating		Unit	Remarks
		Min	Max		
Power supply voltage	$V_{CC}$	$V_{SS} - 0.3$	$V_{SS} + 6.0$	V	
	$AV_{CC}$	$V_{SS} - 0.3$	$V_{SS} + 6.0$	V	$V_{CC} = AV_{CC}$ *1
AD Converter voltage references	AVRH, AVRL	$V_{SS} - 0.3$	$V_{SS} + 6.0$	V	$AV_{CC} \geq AVRH$ , $AV_{CC} \geq AVRL$ , $AVRH > AVRL$ , $AVRL \geq AV_{SS}$
Input voltage	$V_I$	$V_{SS} - 0.3$	$V_{SS} + 6.0$	V	$V_I \leq V_{CC} + 0.3V$ *2
Output voltage	$V_O$	$V_{SS} - 0.3$	$V_{SS} + 6.0$	V	$V_O \leq V_{CC} + 0.3V$ *2
Maximum Clamp Current	$I_{CLAMP}$	-4.0	+4.0	mA	Applicable to general purpose I/O pins *3
Total Maximum Clamp Current	$\Sigma I_{CLAMP} $	-	40	mA	Applicable to general purpose I/O pins *3
"L" level maximum output current	$I_{OL1}$	-	15	mA	Normal outputs with driving strength set to 5mA
"L" level average output current	$I_{OLAV1}$	-	5	mA	Normal outputs with driving strength set to 5mA
"L" level maximum overall output current	$\Sigma I_{OL1}$	-	100	mA	Normal outputs
"L" level average overall output current	$\Sigma I_{OLAV1}$	-	50	mA	Normal outputs
"H" level maximum output current	$I_{OH1}$	-	-15	mA	Normal outputs with driving strength set to 5mA
"H" level average output current	$I_{OHAV1}$	-	-5	mA	Normal outputs with driving strength set to 5mA
"H" level maximum overall output current	$\Sigma I_{OH1}$	-	-100	mA	Normal outputs
"H" level average overall output current	$\Sigma I_{OHAV1}$	-	-50	mA	Normal outputs
Permitted Power dissipation (Flash devices) *4	$P_D$	-	$320^{*5}$	mW	$T_A=105^{\circ}C$
		-	$640^{*5}$	mW	$T_A=85^{\circ}C$
		-	$800^{*5}$	mW	$T_A=75^{\circ}C$
		-	$400^{*5}$	mW	$T_A=125^{\circ}C$ , no Flash program/erase *6
		-	$560^{*5}$	mW	$T_A=115^{\circ}C$ , no Flash program/erase *6
Operating ambient temperature	$T_A$	0	+70	°C	MB96V300B
		-40	+105		
		-40	+125		*6

Parameter	Symbol	Rating		Unit	Remarks
		Min	Max		
Storage temperature	T <sub>STG</sub>	-55	+150	°C	

- \*1: AV<sub>CC</sub> and V<sub>CC</sub> must be set to the same voltage. It is required that AV<sub>CC</sub> does not exceed V<sub>CC</sub> and that the voltage at the analog inputs does not exceed AV<sub>CC</sub> neither when the power is switched on.
- \*2: V<sub>I</sub> and V<sub>O</sub> should not exceed V<sub>CC</sub> + 0.3 V. V<sub>I</sub> should also not exceed the specified ratings. However if the maximum current to/from a input is limited by some means with external components, the I<sub>CLAMP</sub> rating supercedes the V<sub>I</sub> rating. Input/output voltages of standard ports depend on V<sub>CC</sub>.
- \*3:
  - Applicable to all general purpose I/O pins (Pnn\_m)
  - Use within recommended operating conditions.
  - Use at DC voltage (current)
  - The +B signal should always be applied a limiting resistance placed between the +B signal and the microcontroller.
  - The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
  - Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the V<sub>CC</sub> pin, and this may affect other devices.
  - Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
  - Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the Power reset (except devices with persistent low voltage reset in internal vector mode).

• Sample recommended circuits:



- \*4: The maximum permitted power dissipation depends on the ambient temperature, the air flow velocity and the thermal conductance of the package on the PCB.  
 The actual power dissipation depends on the customer application and can be calculated as follows:  
 $P_D = P_{IO} + P_{INT}$   
 $P_{IO} = \sum (V_{OL} * I_{OL} + V_{OH} * I_{OH})$  (IO load power dissipation, sum is performed on all IO ports)  
 $P_{INT} = V_{CC} * (I_{CC} + I_A)$  (internal power dissipation)  
 I<sub>CC</sub> is the total core current consumption into V<sub>CC</sub> as described in the “DC characteristics” and depends on the selected operation mode and clock frequency and the usage of functions like Flash programming or the clock modulator.  
 I<sub>A</sub> is the analog current consumption into AV<sub>CC</sub>.

\*5: Worst case value for a package mounted on single layer PCB at specified  $T_A$  without air flow.

\*6: Please contact Fujitsu for reliability limitations when using under these conditions.

PRELIMINARY

**PRELIMINARY**

## 2. Recommended Conditions

Parameter	Symbol	Value			Unit	Remarks
		Min	Typ	Max		
Power supply voltage	V <sub>CC</sub>	3.0	-	5.5	V	
Smoothing capacitor at C pin	C <sub>s</sub>	4.7	-	10	μF	Use a low inductance capacitor (for example X7R ceramic capacitor)

**WARNING:** The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the devices electrical characteristics are guaranteed when the device is operated within these ranges.

Semiconductor devices must always be operated within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

PRELIMINARY

**PRELIMINARY**

## 3. DC characteristics

( $T_A = -40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ,  $V_{CC} = AV_{CC} = 3.0\text{V}$  to  $5.5\text{V}$ ,  $V_{SS} = AV_{SS} = 0\text{V}$ )

Parameter	Symbol	Pin	Condition	Value			Unit	Remarks
				Min	Typ	Max		
Input "H" voltage	$V_{IH}$	Port inputs Pnn_m	CMOS Hysteresis 0.8/0.2 input selected	0.8 $V_{CC}$	-	$V_{CC} + 0.3$	V	
			CMOS Hysteresis 0.7/0.3 input selected	0.7 $V_{CC}$	-	$V_{CC} + 0.3$	V	$V_{CC} \geq 4.5\text{V}$
				0.74 $V_{CC}$	-	$V_{CC} + 0.3$	V	$V_{CC} < 4.5\text{V}$
			AUTOMOTIVE Hysteresis input selected	0.8 $V_{CC}$	-	$V_{CC} + 0.3$	V	
	TTL input selected	2.0	-	$V_{CC} + 0.3$	V			
	$V_{IH\text{X}0\text{F}}$	X0	External clock in "Fast Clock Input mode"	0.8 $V_{CC}$	-	$V_{CC} + 0.3$	V	
	$V_{IH\text{X}0\text{S}}$	X0,X1, X0A,X1A	External clock in "oscillation mode"	2.5	-	$V_{CC} + 0.3$	V	
	$V_{IHR}$	RSTX	-	0.8 $V_{CC}$	-	$V_{CC} + 0.3$	V	CMOS Hysteresis input
$V_{IHM}$	MD2-MD0	-	$V_{CC} - 0.3$	-	$V_{CC} + 0.3$	V		
Input "L" voltage	$V_{IL}$	Port inputs Pnn_m	CMOS Hysteresis 0.8/0.2 input selected	$V_{SS} - 0.3$	-	$0.2 V_{CC}$	V	
			CMOS Hysteresis 0.7/0.3 input selected	$V_{SS} - 0.3$	-	$0.3 V_{CC}$	V	
				$V_{SS} - 0.3$	-	$0.5 V_{CC}$	V	$V_{CC} \geq 4.5\text{V}$
			AUTOMOTIVE Hysteresis input selected	$V_{SS} - 0.3$	-	$0.46 V_{CC}$		$V_{CC} < 4.5\text{V}$
	TTL input selected	$V_{SS} - 0.3$	-	0.8	V			
	$V_{IL\text{X}0\text{F}}$	X0	External clock in "Fast Clock Input mode"	$V_{SS} - 0.3$	-	$0.2 V_{CC}$	V	
	$V_{IL\text{X}0\text{S}}$	X0,X1, X0A,X1A	External clock in "oscillation mode"	$V_{SS} - 0.3$	-	0.5	V	
	$V_{ILR}$	RSTX	-	$V_{SS} - 0.3$	-	$0.2 V_{CC}$	V	CMOS Hysteresis input
$V_{ILM}$	MD2-MD0	-	$V_{SS} - 0.3$	-	$V_{SS} + 0.3$	V		

( $T_A = -40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ,  $V_{CC} = AV_{CC} = 3.0\text{V}$  to  $5.5\text{V}$ ,  $V_{SS} = AV_{SS} = 0\text{V}$ )

Parameter	Symbol	Pin	Condition	Value			Unit	Remarks
				Min	Typ	Max		
Output "H" voltage	$V_{OH2}$	Normal outputs	$4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$ $I_{OH} = -2\text{mA}$	$V_{CC} - 0.5$	-	-	V	Driving strength set to 2mA
			$3.0\text{V} \leq V_{CC} < 4.5\text{V}$ $I_{OH} = -1.6\text{mA}$					
	$V_{OH5}$	Normal outputs	$4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$ $I_{OH} = -5\text{mA}$	$V_{CC} - 0.5$	-	-	V	Driving strength set to 5mA
			$3.0\text{V} \leq V_{CC} < 4.5\text{V}$ $I_{OH} = -3\text{mA}$					
	$V_{OH3}$	I <sup>2</sup> C outputs	$4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$ $I_{OH} = -3\text{mA}$	$V_{CC} - 0.5$	-	-	V	
			$3.0\text{V} \leq V_{CC} < 4.5\text{V}$ $I_{OH} = -2\text{mA}$					
Output "L" voltage	$V_{OL2}$	Normal outputs	$4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$ $I_{OL} = +2\text{mA}$	-	-	0.4	V	Driving strength set to 2mA
			$3.0\text{V} \leq V_{CC} < 4.5\text{V}$ $I_{OL} = +1.6\text{mA}$					
	$V_{OL5}$	Normal outputs	$4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$ $I_{OL} = +5\text{mA}$	-	-	0.4	V	Driving strength set to 5mA
			$3.0\text{V} \leq V_{CC} < 4.5\text{V}$ $I_{OL} = +3\text{mA}$					
	$V_{OL3}$	I <sup>2</sup> C outputs	$4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$ $I_{OL} = +3\text{mA}$	-	-	0.4	V	
			$3.0\text{V} \leq V_{CC} < 4.5\text{V}$ $I_{OL} = +2\text{mA}$					
Input leak current	$I_{IL}$	Pnn_m	$V_{CC} = 5.5\text{V}$ $V_{SS} < V_I < V_{CC}$	-1	-	+1	$\mu\text{A}$	
Pull-up resistance	$R_{UP}$	Pnn_m, RSTX	-	25	50	100	k $\Omega$	



(T<sub>A</sub> = -40°C to 125°C, V<sub>CC</sub> = AV<sub>CC</sub> = 3.0V to 5.5V, V<sub>SS</sub> = AV<sub>SS</sub> = 0V)

Parameter	Symbol	Condition	Value			temp	Remarks
			Typ	Max	Unit		
Power supply current in Run modes*	I <sub>CCPLL</sub>	PLL Run mode with CLKS1/2 = 48MHz, CLKB = CLKP1/2 = 24MHz	35	44	mA	25°C	CLKRC and CLKSC stopped. Core voltage at 1.9V
			36	47		125°C	0 Flash/ROM wait states
		PLL Run mode with CLKS1/2 = CLKB = CLKP1=56MHz, CLKP2 = 28MHz	44	57	mA	25°C	CLKRC and CLKSC stopped. Core voltage at 1.9V
			45	60		125°C	2 Flash/ROM wait states
		PLL Run mode with CLKS1/2 = 96MHz, CLKB = CLKP1= 48MHz, CLKP2 = 24MHz	49	62	mA	25°C	CLKRC and CLKSC stopped. Core voltage at 1.9V
			50	65		125°C	1 Flash/ROM wait state
	I <sub>CCMAIN</sub>	Main Run mode with CLKS1/2 = CLKB = CLKP1/2 = 4MHz	4.5	5.5	mA	25°C	CLKPLL, CLKSC and CLKRC stopped
			5.1	8.5		125°C	1 Flash/ROM wait state
	I <sub>CCRCH</sub>	RC Run mode with CLKS1/2 = CLKB = CLKP1/2 = 2MHz	2.9	4	mA	25°C	CLKMC, CLKPLL and CLKSC stopped
			3.5	6.5		125°C	1 Flash/ROM wait state

( $T_A = -40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ,  $V_{CC} = AV_{CC} = 3.0\text{V}$  to  $5.5\text{V}$ ,  $V_{SS} = AV_{SS} = 0\text{V}$ )

Parameter	Symbol	Condition	Value			temp	Remarks
			Typ	Max	Unit		
Power supply current in Run modes*	I <sub>CCRCL</sub>	RC Run mode with CLKS1/2 = CLKB = CLKP1/2 = 100kHz, SMCR:LPMS = 0	0.4	0.6	mA	25°C	CLKMC, CLKPLL and CLKSC stopped. Voltage regulator in high power mode
			0.9	3.5		125°C	1 Flash/ROM wait state
		RC Run mode with CLKS1/2 = CLKB = CLKP1/2 = 100kHz, SMCR:LPMS = 1	0.15	0.25	mA	25°C	CLKMC, CLKPLL and CLKSC stopped. Voltage regulator in low power mode, no Flash programming/erasing allowed.
			0.65	3.2		125°C	1 Flash/ROM wait state
	I <sub>CCSUB</sub>	Sub Run mode with CLKS1/2 = CLKB = CLKP1/2 = 32kHz	0.1	0.2	mA	25°C	CLKMC, CLKPLL and CLKRC stopped, no Flash programming/erasing allowed.
			0.6	3		125°C	1 Flash/ROM wait state

(T<sub>A</sub> = -40°C to 125°C, V<sub>CC</sub> = AV<sub>CC</sub> = 3.0V to 5.5V, V<sub>SS</sub> = AV<sub>SS</sub> = 0V)

Parameter	Symbol	Condition	Value			temp	Remarks
			Typ	Max	Unit		
Power supply current in Sleep modes*	I <sub>CCSPLL</sub>	PLL Sleep mode with CLKS1/2 = 48MHz, CLKP1/2 = 24MHz	9	10.5	mA	25°C	CLKRC and CLKSC stopped. Core voltage at 1.9V
			9.7	13		125°C	
		PLL Sleep mode with CLKS1/2 = CLKP1 = 56MHz, CLKP2 = 28MHz	14	15.5	mA	25°C	CLKRC and CLKSC stopped. Core voltage at 1.9V
			14.8	18		125°C	
		PLL Sleep mode with CLKS1/2 = 96MHz, CLKP1 = 48MHz, CLKP2 = 24MHz	14	15.5	mA	25°C	CLKRC and CLKSC stopped. Core voltage at 1.9V
			14.8	18		125°C	
	I <sub>CCSMAN</sub>	Main Sleep mode with CLKS1/2 = CLKP1/2 = 4MHz	1.5	1.8	mA	25°C	CLKPLL, CLKSC and CLKRC stopped
			2	4.5		125°C	
	I <sub>CCSRCH</sub>	RC Sleep mode with CLKS1/2 = CLKP1/2 = 2MHz	0.8	1.3	mA	25°C	CLKMC, CLKPLL and CLKSC stopped
			1.4	4		125°C	

( $T_A = -40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ,  $V_{CC} = AV_{CC} = 3.0\text{V}$  to  $5.5\text{V}$ ,  $V_{SS} = AV_{SS} = 0\text{V}$ )

Parameter	Symbol	Condition	Value			temp	Remarks
			Typ	Max	Unit		
Power supply current in Sleep modes*	I <sub>CCSRCL</sub>	RC Sleep mode with CLKS1/2 = CLKP1/2 = 100kHz, SMCR:LPMSS = 0	0.3	0.5	mA	25°C	CLKMC, CLKPLL and CLKSC stopped. Volt- age regulator in high power mode
			0.8	3.4		125°C	
		RC Sleep mode with CLKS1/2 = CLKP1/2 = 100kHz, SMCR:LPMSS = 1	0.06	0.15	mA	25°C	CLKMC, CLKPLL and CLKSC stopped. Volt- age regulator in low pow- er mode
			0.56	3		125°C	
	I <sub>CCSUB</sub>	Sub Sleep mode with CLKS1/2 = CLKP1/2 = 32kHz	0.04	0.12	mA	25°C	CLKMC, CLKPLL and CLKRC stopped
			0.54	2.9		125°C	

(T<sub>A</sub> = -40°C to 125°C, V<sub>CC</sub> = AV<sub>CC</sub> = 3.0V to 5.5V, V<sub>SS</sub> = AV<sub>SS</sub> = 0V)

Parameter	Symbol	Condition	Value			temp	Remarks
			Typ	Max	Unit		
Power supply current in Timer modes*	I <sub>CCTPLL</sub>	PLL Timer mode with CLKMC = 4MHz, CLK-PLL = 48MHz	1.6	2	mA	25°C	CLKRC and CLKSC stopped. Core voltage at 1.9V
			2.1	4.8		125°C	
	I <sub>CCTMAIN</sub>	Main Timer mode with CLKMC = 4MHz, SMCR:LPMSS = 0	0.35	0.5	mA	25°C	CLKPLL, CLKRC and CLKSC stopped. Voltage regulator in high power mode
			0.85	3.3		125°C	
		Main Timer mode with CLKMC = 4MHz, SMCR:LPMSS = 1	0.1	0.15	mA	25°C	CLKPLL, CLKRC and CLKSC stopped. Voltage regulator in low power mode
			0.6	2.9		125°C	
	I <sub>CCTRCH</sub>	RC Timer mode with CLKRC = 2MHz, SMCR:LPMSS = 0	0.35	0.5	mA	25°C	CLKMC, CLKPLL and CLKSC stopped. Voltage regulator in high power mode
			0.85	3.3		125°C	
		RC Timer mode with CLKRC = 2MHz, SMCR:LPMSS = 1	0.1	0.15	mA	25°C	CLKMC, CLKPLL and CLKSC stopped. Voltage regulator in low power mode
			0.6	2.9		125°C	
	I <sub>CCTRCL</sub>	RC Timer mode with CLKRC = 100kHz, SMCR:LPMSS = 0	0.3	0.45	mA	25°C	CLKMC, CLKPLL and CLKSC stopped. Voltage regulator in high power mode
			0.8	3.2		125°C	
		RC Timer mode with CLKRC = 100kHz, SMCR:LPMSS = 1	0.05	0.1	mA	25°C	CLKMC, CLKPLL and CLKSC stopped. Voltage regulator in low power mode
			0.55	2.8		125°C	

( $T_A = -40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ,  $V_{CC} = AV_{CC} = 3.0\text{V}$  to  $5.5\text{V}$ ,  $V_{SS} = AV_{SS} = 0\text{V}$ )

Parameter	Symbol	Condition	Value			temp	Remarks
			Typ	Max	Unit		
Power supply current in Timer modes*	I <sub>CCSUB</sub>	Sub Timer mode with CLKSC = 32kHz	0.03	0.1	mA	25°C	CLKMC, CLKPLL and CLKRC stopped
			0.53	2.8		125°C	
Stop Mode	I <sub>CCCH</sub>	VR <sub>CR</sub> :LPMB[2:0] = "110"	0.02	0.08	mA	25°C	Core voltage at 1.8V
			0.52	2.8		125°C	
		VR <sub>CR</sub> :LPMB[2:0] = "000"	0.015	0.06	mA	25°C	Core voltage at 1.2V
			0.4	2.3		125°C	
Power supply current for active Low Voltage detector	I <sub>CCLV</sub>	Low voltage detector enabled (R <sub>CR</sub> :LVDE='1')	90	140	μA	25°C	This current must be added to all Power supply currents above
			100	150		125°C	
Clock modulator current	I <sub>CCCLOMO</sub>	Clock modulator enabled (CM <sub>CR</sub> :PDX = '1')	3	4.5	mA	-	Must be added to all current above
Flash Write/Erase current	I <sub>CCFLASH</sub>	Current for one Flash module	15	40	mA	-	Must be added to all current above
Input capacitance	C <sub>IN</sub>	-	5	15	pF		Other than C, AV <sub>CC</sub> , AV <sub>SS</sub> , AVR <sub>H</sub> , AVR <sub>L</sub> , V <sub>CC</sub> , V <sub>SS</sub>



\* The power supply current is measured with a 4MHz external clock connected to the Main oscillator and a 32kHz external clock connected to the Sub oscillator. See chapter "Standby mode and voltage regulator control circuit" of the Hardware Manual for further details about voltage regulator control.

4. AC Characteristics

Source Clock timing

( $T_A = -40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ,  $V_{CC} = AV_{CC} = 3.0\text{V}$  to  $5.5\text{V}$ ,  $V_{SS} = AV_{SS} = 0\text{V}$ )

Parameter	Symbol	Pin	Value			Unit	Remarks
			Min	Typ	Max		
Clock frequency	$f_c$	X0, X1	3	-	16	MHz	When using an oscillation circuit, PLL off
			0	-	16	MHz	When using an opposite phase external clock, PLL off
			3.5	-	16	MHz	When using an oscillation circuit or opposite phase external clock, PLL on
Clock frequency	$f_{FCI}$	X0	0	-	56	MHz	When using a single phase external clock in "Fast Clock Input mode", PLL off
			3.5	-	56	MHz	When using a single phase external clock in "Fast Clock Input mode", PLL on
Clock frequency	$f_{CL}$	X0A, X1A	32	32.768	100	kHz	When using an oscillation circuit
			0	-	100	kHz	When using an opposite phase external clock
		X0A	0	-	50	kHz	When using a single phase external clock
Clock frequency	$f_{CR}$	-	50	100	200	kHz	When using slow frequency of RC oscillator
			1	2	4	MHz	When using fast frequency of RC oscillator
Clock frequency	$f_{CLKVCO}$	-	50	-	200	MHz	Permitted VCO output frequency of PLL (CLKVCO)
Input clock pulse width	$P_{WH}, P_{WL}$	X0, X1	8	-	-	ns	Duty ratio is about 30% to 70%
Input clock pulse width	$P_{WHL}, P_{WLL}$	X0A, X1A	5	-	-	$\mu\text{s}$	



PRELIMINARY



## Internal Clock timing

( $T_A = -40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ,  $V_{CC} = AV_{CC} = 3.0\text{V}$  to  $5.5\text{V}$ ,  $V_{SS} = AV_{SS} = 0\text{V}$ )

Parameter	Symbol	Core Voltage Settings				Unit	Remarks
		1.8V		1.9V			
		Min	Max	Min	Max		
Internal System clock frequency (CLKS1 and CLKS2)	$f_{CLKS1}, f_{CLKS2}$	0	92	0	96	MHz	Others than below
		0	88	0	96	MHz	MB96F356
Internal CPU clock frequency (CLKB), internal peripheral clock frequency (CLKP1)	$f_{CLKB}, f_{CLKP1}$	0	52	0	56	MHz	
Internal peripheral clock frequency (CLKP2)	$f_{CLKP2}$	0	28	0	32	MHz	


PRELIMINARY

**PRELIMINARY**

**External Reset timing**

( $T_A = -40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ,  $V_{CC} = AV_{CC} = 3.0\text{V}$  to  $5.5\text{V}$ ,  $V_{SS} = AV_{SS} = 0\text{V}$ )

Parameter	Symbol	Pin	Value			Unit	Remarks
			Min	Typ	Max		
Reset input time	$t_{RSTL}$	RSTX	500	-	-	ns	




PRELIMINARY

**PRELIMINARY**

## Power On Reset timing

( $T_A = -40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ,  $V_{CC} = AV_{CC} = 3.0\text{V}$  to  $5.5\text{V}$ ,  $V_{SS} = AV_{SS} = 0\text{V}$ )

Parameter	Symbol	Pin	Value			Unit	Remarks
			Min	Typ	Max		
Power on rise time	$t_R$	Vcc	0.05	-	30	ms	
Power off time	$t_{OFF}$	Vcc	1	-	-	ms	




**PRELIMINARY**

External Input timing

( $T_A = -40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ,  $V_{CC} = AV_{CC} = 3.0\text{V}$  to  $5.5\text{V}$ ,  $V_{SS} = AV_{SS} = 0\text{V}$ )

Parameter	Symbol	Pin	Condition	Value		Unit	Used Pin input function
				Min	Max		
Input pulse width	$t_{INH}$ $t_{INL}$	INTn	—	200	—	ns	External Interrupt
		NMI					NMI
		Pnn_m		$2 \cdot t_{CLKP1} + 200$ ( $t_{CLKP1} = 1/f_{CLKP1}$ )	—	ns	General Purpose IO
		TINn					Reload Timer
		TTGn					PPG Trigger input
		ADTG					AD Converter Trigger
		FRCKn					Free Running Timer external clock
		INn					Input Capture

Note : Relocated Resource Inputs have same characteristics



**PRELIMINARY**



## External Bus timing

**WARNING:** The values given below are for an I/O driving strength  $I_{Odrive} = 5mA$ . If  $I_{Odrive}$  is 2mA, all the maximum output timing described in the different tables must then be increased by 10ns.

### Basic Timing

( $T_A = -40\text{ }^{\circ}\text{C}$  to  $+125\text{ }^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = 0.0\text{ V}$ ,  $I_{Odrive} = 5mA$ ,  $C_L = 50pF$ )


Parameter	Symbol	Pin	Condition	Value		Unit	Remarks
				Min	Max		
ECLK	t <sub>CYC</sub>	ECLK	—	25	—	ns	
	t <sub>CHCL</sub>			t <sub>CYC/2-5</sub>	t <sub>CYC/2+5</sub>		
	t <sub>CLCH</sub>			t <sub>CYC/2-5</sub>	t <sub>CYC/2+5</sub>		
ECLK → UBX/ LBX / CSn time	t <sub>CHCBH</sub>	CSn, UBX, LBX, ECLK	—	-20	20	ns	
	t <sub>CHCBL</sub>			-20	20		
	t <sub>CLCBH</sub>			-20	20		
	t <sub>CLCBL</sub>			-20	20		
ECLK → ALE time	t <sub>CHLH</sub>	ALE, ECLK	—	-10	10	ns	
	t <sub>CHLL</sub>			-10	10		
	t <sub>CLLH</sub>			-10	10		
	t <sub>CLLL</sub>			-10	10		
ECLK → address valid time	t <sub>CHAV</sub>	A[23:16], ECLK	—	-15	15	ns	
	t <sub>CLAV</sub>			-15	15		
	t <sub>CLADV</sub>	AD[15:0], ECLK	—	-15	15	ns	
	t <sub>CHADV</sub>			-15	15		
ECLK → RDX /WRX time	t <sub>CHRWH</sub>	RDX, WRX, WRLX,WRHX, ECLK	—	-10	10	ns	
	t <sub>CHRWL</sub>			-10	10		
	t <sub>CLRWH</sub>			-10	10		
	t <sub>CLRWL</sub>			-10	10		

( $T_A = -40\text{ }^{\circ}\text{C}$  to  $+125\text{ }^{\circ}\text{C}$ ,  $V_{CC} = 3.0$  to  $4.5V$ ,  $V_{SS} = 0.0\text{ V}$ ,  $I_{Odrive} = 5mA$ ,  $C_L = 50pF$ )

Parameter	Symbol	Pin	Condition	Value		Unit	Remarks
				Min	Max		
ECLK	t <sub>CYC</sub>	ECLK	—	30	—	ns	
	t <sub>CHCL</sub>			t <sub>CYC/2-8</sub>	t <sub>CYC/2+8</sub>		
	t <sub>CLCH</sub>			t <sub>CYC/2-8</sub>	t <sub>CYC/2+8</sub>		
ECLK → UBX/ LBX / CSn time	t <sub>CHCBH</sub>	CSn, UBX, LBX, ECLK	—	-25	25	ns	
	t <sub>CHCBL</sub>			-25	25		
	t <sub>CLCBH</sub>			-25	25		
	t <sub>CLCBL</sub>			-25	25		

( $T_A = -40\text{ }^\circ\text{C}$  to  $+125\text{ }^\circ\text{C}$ ,  $V_{CC} = 3.0$  to  $4.5\text{V}$ ,  $V_{SS} = 0.0\text{ V}$ ,  $I_{Odrive} = 5\text{mA}$ ,  $C_L = 50\text{pF}$ )

Parameter	Symbol	Pin	Condition	Value		Unit	Remarks
				Min	Max		
ECLK → ALE time	t <sub>CHLH</sub>	ALE, ECLK	—	-15	15	ns	
	t <sub>CHLL</sub>			-15	15		
	t <sub>CLLH</sub>			-15	15		
	t <sub>CLLL</sub>			-15	15		
ECLK → address valid time	t <sub>CHAV</sub>	A[23:16], ECLK	—	-20	20	ns	
	t <sub>CLAV</sub>			-20	20		
	t <sub>CLADV</sub>	AD[15:0], ECLK	—	-20	20	ns	
	t <sub>CHADV</sub>			-20	20		
ECLK → RDX /WRX time	t <sub>CHRWH</sub>	RDX, WRX, WRLX, WRHX, ECLK	—	-15	15	ns	
	t <sub>CHRWL</sub>			-15	15		
	t <sub>CLRWH</sub>			-15	15		
	t <sub>CLRWL</sub>			-15	15		



Refer to the Hardware Manual for detailed Timing Charts.

**Bus Timing (Read)**

( $T_A = -40\text{ }^\circ\text{C}$  to  $+125\text{ }^\circ\text{C}$ ,  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = 0.0\text{ V}$ ,  $I_{Odrive} = 5\text{ mA}$ ,  $C_L = 50\text{ pF}$ )

Parameter	Symbol	Pin	Conditions	Value		Unit	Remarks
				Min	Max		
ALE pulse width	t <sub>LHLL</sub>	ALE	EACL:STS=0 and EACL:ACE=0	t <sub>cyc</sub> /2 - 5	—	ns	
			EACL:STS=1	t <sub>cyc</sub> - 5	—		
			EACL:STS=0 and EACL:ACE=1	3t <sub>cyc</sub> /2 - 5	—		
Valid address ⇒ ALE ↓ time	t <sub>AVLL</sub>	ALE, A[23:16],	EACL:STS=0 and EACL:ACE=0	t <sub>cyc</sub> - 15	—	ns	
			EACL:STS=1 and EACL:ACE=0	3t <sub>cyc</sub> /2 - 15	—		
			EACL:STS=0 and EACL:ACE=1	2t <sub>cyc</sub> - 15	—		
			EACL:STS=1 and EACL:ACE=1	5t <sub>cyc</sub> /2 - 15	—		
	t <sub>ADVLL</sub>	ALE, AD[15:0]	EACL:STS=0 and EACL:ACE=0	t <sub>cyc</sub> /2 - 15	—	ns	
			EACL:STS=1 and EACL:ACE=0	t <sub>cyc</sub> - 15	—		
			EACL:STS=0 and EACL:ACE=1	3t <sub>cyc</sub> /2 - 15	—		
			EACL:STS=1 and EACL:ACE=1	2t <sub>cyc</sub> - 15	—		
ALE ↓ ⇒ Address valid time	t <sub>LLAX</sub>	ALE, AD[15:0]	EACL:STS=0	t <sub>cyc</sub> /2 - 15	—	ns	
			EACL:STS=1	-15	—		
Valid address ⇒ RDX ↓ time	t <sub>AVRL</sub>	RDX, A[23:16]	EACL:ACE=0	3t <sub>cyc</sub> /2 - 15	—	ns	
			EACL:ACE=1	5t <sub>cyc</sub> /2 - 15	—		
	t <sub>ADVRL</sub>	RDX, AD[15:0]	EACL:ACE=0	t <sub>cyc</sub> - 15	—	ns	
			EACL:ACE=1	2t <sub>cyc</sub> - 15	—		
Valid address ⇒ Valid data input	t <sub>AVDV</sub>	A[23:16], AD[15:0]	EACL:ACE=0	—	3t <sub>cyc</sub> - 55	ns	w/o cycle extension
			EACL:ACE=1	—	4t <sub>cyc</sub> - 55		
	t <sub>ADV DV</sub>	AD[15:0]	EACL:ACE=0	—	5t <sub>cyc</sub> /2 - 55	ns	w/o cycle extension
			EACL:ACE=1	—	7t <sub>cyc</sub> /2 - 55		
RDX pulse width	t <sub>RLRH</sub>	RDX	—	3 t <sub>cyc</sub> /2 - 5	—	ns	w/o cycle extension
RDX ↓ ⇒ Valid data input	t <sub>RLDV</sub>	RDX, AD[15:0]	—	—	3 t <sub>cyc</sub> /2 - 50	ns	w/o cycle extension
RDX ↑ ⇒ Data hold time	t <sub>RHDx</sub>	RDX, AD[15:0]	—	0	—	ns	

( $T_A = -40\text{ }^{\circ}\text{C}$  to  $+125\text{ }^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = 0.0\text{ V}$ ,  $I_{Odrive} = 5\text{ mA}$ ,  $C_L = 50\text{ pF}$ )


Parameter	Symbol	Pin	Conditions	Value		Unit	Remarks
				Min	Max		
Address valid $\Rightarrow$ Data hold time	$t_{AXDX}$	A[23:16], AD[15:0]	—	0	—	ns	
RDX $\uparrow \Rightarrow$ ALE $\uparrow$ time	$t_{RHLH}$	RDX, ALE	EACL:STS=1 and EACL:ACE=1	$3t_{CYC}/2 - 10$	—	ns	
			other ECL:STS, EACL:ACE setting	$t_{CYC}/2 - 10$	—		
Valid address $\Rightarrow$ ECLK $\uparrow$ time	$t_{AVCH}$	A[23:16], ECLK	—	$t_{CYC} - 15$	—	ns	
	$t_{ADVCH}$	AD[15:0], ECLK		$t_{CYC}/2 - 15$	—		
RDX $\downarrow \Rightarrow$ ECLK $\uparrow$ time	$t_{RLCH}$	RDX, CLK	—	$t_{CYC}/2 - 10$	—	ns	
ALE $\downarrow \Rightarrow$ RDX $\downarrow$ time	$t_{LLRL}$	ALE, RDX	EACL:STS=0	$t_{CYC}/2 - 10$	—	ns	
			EACL:STS=1	-10	—		
ECLK $\uparrow \Rightarrow$ Valid data input	$t_{CHDV}$	AD[15:0], ECLK	—	—	$t_{CYC} - 50$	ns	

( $T_A = -40\text{ }^{\circ}\text{C}$  to  $+125\text{ }^{\circ}\text{C}$ ,  $V_{CC} = 3.0$  to  $4.5\text{ V}$ ,  $V_{SS} = 0.0\text{ V}$ ,  $I_{Odrive} = 5\text{ mA}$ ,  $C_L = 50\text{ pF}$ )

Parameter	Symbol	Pin	Conditions	Value		Unit	Remarks
				Min	Max		
ALE pulse width	$t_{LHLL}$	ALE	EACL:STS=0 and EACL:ACE=0	$t_{CYC}/2 - 8$	—	ns	
			EACL:STS=1	$t_{CYC} - 8$	—		
			EACL:STS=0 and EACL:ACE=1	$3t_{CYC}/2 - 8$	—		
Valid address $\Rightarrow$ ALE $\downarrow$ time	$t_{AVLL}$	ALE, A[23:16],	EACL:STS=0 and EACL:ACE=0	$t_{CYC} - 20$	—	ns	
			EACL:STS=1 and EACL:ACE=0	$3t_{CYC}/2 - 20$	—		
			EACL:STS=0 and EACL:ACE=1	$2t_{CYC} - 20$	—		
			EACL:STS=1 and EACL:ACE=1	$5t_{CYC}/2 - 20$	—		
	$t_{ADVLL}$	ALE, AD[15:0]	EACL:STS=0 and EACL:ACE=0	$t_{CYC}/2 - 20$	—	ns	
			EACL:STS=1 and EACL:ACE=0	$t_{CYC} - 20$	—		
			EACL:STS=0 and EACL:ACE=1	$3t_{CYC}/2 - 20$	—		
			EACL:STS=1 and EACL:ACE=1	$2t_{CYC} - 20$	—		
ALE $\downarrow \Rightarrow$ Address valid time	$t_{LLAX}$	ALE, AD[15:0]	EACL:STS=0	$t_{CYC}/2 - 20$	—	ns	
			EACL:STS=1	-20	—		

(T<sub>A</sub> = -40 °C to +125 °C, V<sub>CC</sub> = 3.0 to 4.5V, V<sub>SS</sub> = 0.0 V, I<sub>Odrive</sub> = 5mA, C<sub>L</sub> = 50pF)

Parameter	Symbol	Pin	Conditions	Value		Unit	Remarks
				Min	Max		
Valid address ⇒ RDX ↓ time	t <sub>AVRL</sub>	RDX, A[23:16]	EACL:ACE=0	3t <sub>cyc</sub> /2 - 20	—	ns	
			EACL:ACE=1	5t <sub>cyc</sub> /2 - 20	—		
	t <sub>ADVRL</sub>	RDX, AD[15:0]	EACL:ACE=0	t <sub>cyc</sub> - 20	—	ns	
			EACL:ACE=1	2t <sub>cyc</sub> - 20	—		
Valid address ⇒ Valid data input	t <sub>AVDV</sub>	A[23:16], AD[15:0]	EACL:ACE=0	—	3t <sub>cyc</sub> - 60	ns	w/o cycle extension
			EACL:ACE=1	—	4t <sub>cyc</sub> - 60		
	t <sub>ADV DV</sub>	AD[15:0]	EACL:ACE=0	—	5t <sub>cyc</sub> /2 - 60	ns	w/o cycle extension
			EACL:ACE=1	—	7t <sub>cyc</sub> /2 - 60		
RDX pulse width	t <sub>RLRH</sub>	RDX	—	3t <sub>cyc</sub> /2 - 8	—	ns	w/o cycle extension
RDX ↓ ⇒ Valid data input	t <sub>RLDV</sub>	RDX, AD[15:0]	—	—	3t <sub>cyc</sub> /2 - 55	ns	w/o cycle extension
RDX ↑ ⇒ Data hold time	t <sub>RHDX</sub>	RDX, AD[15:0]	—	0	—	ns	
Address valid ⇒ Data hold time	t <sub>AXDX</sub>	A[23:16]	—	0	—	ns	
RDX ↑ ⇒ ALE ↑ time	t <sub>RHLH</sub>	RDX, ALE	EACL:STS=1 and EACL:ACE=1	3t <sub>cyc</sub> /2 - 15	—	ns	
			other ECL:STS, EACL:ACE setting	t <sub>cyc</sub> /2 - 15	—		
Valid address ⇒ ECLK ↑ time	t <sub>AVCH</sub>	A[23:16], ECLK	—	t <sub>cyc</sub> - 20	—	ns	
	t <sub>ADVCH</sub>	AD[15:0], ECLK		t <sub>cyc</sub> /2 - 20	—		
RDX ↓ ⇒ ECLK ↑ time	t <sub>RLCH</sub>	RDX, CLK	—	t <sub>cyc</sub> /2 - 15	—	ns	
ALE ↓ ⇒ RDX ↓ time	t <sub>LLRL</sub>	ALE, RDX	EACL:STS=0	t <sub>cyc</sub> /2 - 15	—	ns	
			EACL:STS=1	- 15	—		
ECLK ↑ ⇒ Valid data input	t <sub>CHDV</sub>	AD[15:0], ECLK	—	—	t <sub>cyc</sub> - 55	ns	



Refer to the Hardware Manual for detailed Timing Charts.

### Bus Timing (Write)

( $T_A = -40\text{ }^\circ\text{C}$  to  $+125\text{ }^\circ\text{C}$ ,  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = 0.0\text{ V}$ ,  $I_{Odrive} = 5\text{ mA}$ ,  $C_L = 50\text{ pF}$ )

Parameter	Symbol	Pin	Condition	Value		Unit	Remarks
				Min	Max		
Valid address ⇒ WRX ↓ time	$t_{AVWL}$	WRX, WRLX, WRHX, A[23:16]	EACL:ACE=0	$3t_{CYC}/2 - 15$	—	ns	
			EACL:ACE=1	$5t_{CYC}/2 - 15$	—		
	$t_{ADVWL}$	WRX, WRLX, WRHX, AD[15:0]	EACL:ACE=0	$t_{CYC} - 15$	—	ns	
			EACL:ACE=1	$2t_{CYC} - 15$	—		
WRX pulse width	$t_{WLWH}$	WRX, WRXL, WRHX	—	$t_{CYC} - 5$	—	ns	w/o cycle extension
Valid data output ⇒ WRX ↑ time	$t_{DVWH}$	WRX, WRLX, WRHX, AD[15:0]	—	$t_{CYC} - 20$	—	ns	w/o cycle extension


( $T_A = -40\text{ }^\circ\text{C}$  to  $+125\text{ }^\circ\text{C}$ ,  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = 0.0\text{ V}$ ,  $I_{Odrive} = 5\text{ mA}$ ,  $C_L = 50\text{ pF}$ )

Parameter	Symbol	Pin	Condition	Value		Unit	Remarks
				Min	Max		
WRX $\uparrow$ $\Rightarrow$ Data hold time	$t_{WHDX}$	WRX, WRLX, WRHX, AD[15:0]	—	$t_{CYC}/2 - 15$	—	ns	
WRX $\uparrow$ $\Rightarrow$ Address valid time	$t_{WHAX}$	WRX, WRLX, WRHX, A[23:16]	—	$t_{CYC}/2 - 15$	—	ns	
WRX $\uparrow \Rightarrow$ ALE $\uparrow$ time	$t_{WHLH}$	WRX, WRLX, WRHX, ALE	EBM:ACE=1 and EACL:STS=1	$2t_{CYC} - 10$	—	ns	
			other EBM:ACE and EACL:STS setting	$t_{CYC} - 10$	—		
WRX $\downarrow \Rightarrow$ ECLK $\uparrow$ time	$t_{WLCH}$	WRX, WRLX, WRHX, ECLK	—	$t_{CYC}/2 - 10$	—	ns	
CSn $\Rightarrow$ WRX time	$t_{CSLWL}$	WRX, WRLX, WRHX, CSn	EACL:ACE=0	—	$3t_{CYC}/2 - 15$	ns	
			EACL:ACE=1	—	$5t_{CYC}/2 - 15$		
WRX $\Rightarrow$ CSn time	$t_{WHCSH}$	WRX, WRLX, WRHX, CSn	—	$t_{CYC}/2 - 15$	—	ns	

( $T_A = -40\text{ }^\circ\text{C}$  to  $+125\text{ }^\circ\text{C}$ ,  $V_{CC} = 3.0$  to  $4.5\text{ V}$ ,  $V_{SS} = 0.0\text{ V}$ ,  $I_{Odrive} = 5\text{ mA}$ ,  $C_L = 50\text{ pF}$ )

Parameter	Symbol	Pin	Condition	Value		Unit	Remarks
				Min	Max		
Valid address $\Rightarrow$ WRX $\downarrow$ time	$t_{AVWL}$	WRX, WRLX, WRHX, A[23:16]	EACL:ACE=0	$3t_{CYC}/2 - 20$	—	ns	
			EACL:ACE=1	$5t_{CYC}/2 - 20$	—		
	$t_{ADVWL}$	WRX, WRLX, WRHX, AD[15:0]	EACL:ACE=0	$t_{CYC} - 20$	—	ns	
			EACL:ACE=1	$2t_{CYC} - 20$	—		
WRX pulse width	$t_{WLWH}$	WRX, WRXL, WRHX	—	$t_{CYC} - 8$	—	ns	w/o cycle extension
Valid data output $\Rightarrow$ WRX $\uparrow$ time	$t_{DVWH}$	WRX, WRLX, WRHX, AD[15:0]	—	$t_{CYC} - 25$	—	ns	w/o cycle extension
WRX $\uparrow$ $\Rightarrow$ Data hold time	$t_{WHDX}$	WRX, WRLX, WRHX, AD[15:0]	—	$t_{CYC}/2 - 20$	—	ns	
WRX $\uparrow$ $\Rightarrow$ Address valid time	$t_{WHAX}$	WRX, WRLX, WRHX, A[23:16]	—	$t_{CYC}/2 - 20$	—	ns	

Parameter	Symbol	Pin	Condition	Value		Unit	Remarks
				Min	Max		
WRX $\uparrow$ $\Rightarrow$ ALE $\uparrow$ time	$t_{WHLH}$	WRX, WRLX, WRHX, ALE	EAM:ACE=1 and EACL:STS=1	$2t_{CYC} - 15$	—	ns	
			other EAM:ACE and EACL:STS setting	$t_{CYC} - 15$	—		
WRX $\downarrow$ $\Rightarrow$ ECLK $\uparrow$ time	$t_{WLCH}$	WRX, WRLX, WRHX, ECLK	—	$t_{CYC}/2 - 15$	—	ns	
CSn $\Rightarrow$ WRX time	$t_{CSLWL}$	WRX, WRLX, WRHX, CSn	EACL:ACE=0	—	$3t_{CYC}/2 - 20$	ns	
			EACL:ACE=1	—	$5t_{CYC}/2 - 20$		
WRX $\Rightarrow$ CSn time	$t_{WHCSH}$	WRX, WRLX, WRHX, CSn	—	$t_{CYC}/2 - 20$	—	ns	



Refer to the Hardware Manual for detailed Timing Charts.



## Ready Input Timing


( $T_A = -40\text{ }^\circ\text{C}$  to  $+125\text{ }^\circ\text{C}$ ,  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = 0.0\text{ V}$ ,  $I_{Odrive} = 5\text{ mA}$ ,  $C_L = 50\text{ pF}$ )

Parameter	Symbol	Pin	Test Condition	Rated Value		Units	Remarks
				Min	Max		
RDY setup time	$t_{RYHS}$	RDY	—	35	—	ns	
RDY hold time	$t_{RYHH}$	RDY		0	—	ns	

( $T_A = -40\text{ }^\circ\text{C}$  to  $+125\text{ }^\circ\text{C}$ ,  $V_{CC} = 3.0$  to  $4.5\text{ V}$ ,  $V_{SS} = 0.0\text{ V}$ ,  $I_{Odrive} = 5\text{ mA}$ ,  $C_L = 50\text{ pF}$ )

Parameter	Symbol	Pin	Test Condition	Rated Value		Units	Remarks
				Min	Max		
RDY setup time	$t_{RYHS}$	RDY	—	45	—	ns	
RDY hold time	$t_{RYHH}$	RDY		0	—	ns	

Note : If the RDY setup time is insufficient, use the auto-ready function.



Refer to the Hardware Manual for detailed Timing Charts.


## Hold Timing

( $T_A = -40\text{ }^\circ\text{C}$  to  $+125\text{ }^\circ\text{C}$ ,  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = 0.0\text{ V}$ ,  $I_{Odrive} = 5\text{ mA}$ ,  $C_i = 50\text{ pF}$ )

Parameter	Symbol	Pin	Condition	Value		Units	Remarks
				Min	Max		
Pin floating $\Rightarrow$ HAKX $\downarrow$ time	$t_{XHAL}$	HAKX	—	$t_{CYC} - 20$	$t_{CYC} + 20$	ns	
HAKX $\uparrow$ time $\Rightarrow$ Pin valid time	$t_{HAHV}$	HAKX		$t_{CYC} - 20$	$t_{CYC} + 20$	ns	

( $T_A = -40\text{ }^\circ\text{C}$  to  $+125\text{ }^\circ\text{C}$ ,  $V_{CC} = 3.0$  to  $4.5\text{ V}$ ,  $V_{SS} = 0.0\text{ V}$ ,  $I_{Odrive} = 5\text{ mA}$ ,  $C_i = 50\text{ pF}$ )

Parameter	Symbol	Pin	Condition	Value		Units	Remarks
				Min	Max		
Pin floating $\Rightarrow$ HAKX $\downarrow$ time	$t_{XHAL}$	HAKX	—	$t_{CYC} - 25$	$t_{CYC} + 25$	ns	
HAKX $\uparrow$ time $\Rightarrow$ Pin valid time	$t_{HAHV}$	HAKX		$t_{CYC} - 25$	$t_{CYC} + 25$	ns	



Refer to the hardware Manual for detailed Timing Charts.

PRELIMINARY

## USART timing

WARNING: The values given below are for an I/O driving strength  $I_{Odrive} = 5mA$ . If  $I_{Odrive}$  is 2mA, all the maximum output timing described in the different tables must then be increased by 10ns.

( $T_A = -40^{\circ}C$  to  $125^{\circ}C$ ,  $V_{CC} = 3.0V$  to  $5.5V$ ,  $V_{SS} = AV_{SS} = 0V$ ,  $I_{Odrive} = 5mA$ ,  $C_L = 50pF$ )

Parameter	Symbol	Pin	Condition	$V_{CC} = AV_{CC} = 4.5V$ to $5.5V$		$V_{CC} = AV_{CC} = 3.0V$ to $4.5V$		Unit
				Min	Max	Min	Max	
Serial clock cycle time	$t_{SCYCI}$	SCKn	Internal Shift Clock Mode	$4 t_{CLKP1}$	—	$4 t_{CLKP1}$	—	ns
SCK ↓ → SOT delay time	$t_{SLOVI}$	SCKn, SOTn		-20	+20	-30	+30	ns
SOT → SCK ↑ delay time	$t_{OVSHI}$	SCKn, SOTn		$N * t_{CLKP1}$ - $20^{*1}$	—	$N * t_{CLKP1}$ - $30^{*1}$	—	
Valid SIN → SCK ↑	$t_{IVSHI}$	SCKn, SINn		$t_{CLKP1} +$ 45	—	$t_{CLKP1} +$ 55	—	ns
SCK ↑ → Valid SIN hold time	$t_{SHIXI}$	SCKn, SINn		0	—	0	—	ns
Serial clock “L” pulse width	$t_{SLSHE}$	SCKn	External Shift Clock Mode	$t_{CLKP1} +$ 10	—	$t_{CLKP1} +$ 10	—	ns
Serial clock “H” pulse width	$t_{SHSLE}$	SCKn		$t_{CLKP1} +$ 10	—	$t_{CLKP1} +$ 10	—	ns
SCK ↓ → SOT delay time	$t_{SLOVE}$	SCKn, SOTn		—	$2 t_{CLKP1}$ + 45	—	$2 t_{CLKP1}$ + 55	ns
Valid SIN → SCK ↑	$t_{IVSHE}$	SCKn, SINn		$t_{CLKP1}/2$ + 10	—	$t_{CLKP1}/2 +$ 10	—	ns
SCK ↑ → Valid SIN hold time	$t_{SHIXE}$	SCKn, SINn		$t_{CLKP1} +$ 10	—	$t_{CLKP1} +$ 10	—	ns
SCK fall time	$t_{FE}$	SCKn		—	20	—	20	ns
SCK rise time	$t_{RE}$	SCKn		—	20	—	20	ns



- Notes:
- AC characteristic in CLK synchronized mode.
  - $C_L$  is the load capacity value of pins when testing.
  - Depending on the used machine clock frequency, the maximum possible baud rate can be limited by some parameters. These parameters are shown in “MB96300 Super series HARDWARE MANUAL”
  - $t_{CLKP1}$  is the cycle time of the peripheral clock 1 (CLKP1), Unit : ns

\*1: Parameter N depends on  $t_{SCYCI}$  and can be calculated as follows:

- if  $t_{SCYCI} = 2 * k * t_{CLKP1}$ , then  $N = k$ , where k is an integer > 2
- if  $t_{SCYCI} = (2 * k + 1) * t_{CLKP1}$ , then  $N = k + 1$ , where k is an integer > 1

Examples:

$t_{SCYCI}$	N
$4 * t_{CLKP1}$	2
$5 * t_{CLKP1}, 6 * t_{CLKP1}$	3
$7 * t_{CLKP1}, 8 * t_{CLKP1}$	4
...	...



## I<sup>2</sup>C Timing

(T<sub>A</sub> = -40°C to 125°C, V<sub>CC</sub> = AV<sub>CC</sub> = 3.0V to 5.5V, V<sub>SS</sub> = AV<sub>SS</sub> = 0V)


Parameter	Symbol	Condition	Standard-mode		Fast-mode <sup>*4</sup>		Unit
			Min	Max	Min	Max	
SCL clock frequency	f <sub>SCL</sub>	R = 1.7 kΩ, C = 50 pF <sup>*1</sup>	0	100	0	400	kHz
Hold time (repeated) START condition SDA↓→SCL↓	t <sub>HDSTA</sub>		4.0	—	0.6	—	μs
"L" width of the SCL clock	t <sub>LOW</sub>		4.7	—	1.3	—	μs
"H" width of the SCL clock	t <sub>HIGH</sub>		4.0	—	0.6	—	μs
Set-up time for a repeated START condition SCL↑→SDA↓	t <sub>SUSTA</sub>		4.7	—	0.6	—	μs
Data hold time SCL↓→SDA↓↑	t <sub>HDDAT</sub>		0	3.45 <sup>*2</sup>	0	0.9 <sup>*3</sup>	μs
Data set-up time SDA↓↑→SCL↑	t <sub>SUDAT</sub>		250	—	100	—	ns
Set-up time for STOP condition SCL↑→SDA↑	t <sub>SUSTO</sub>		4.0	—	0.6	—	μs
Bus free time between a STOP and START condition	t <sub>BUS</sub>		4.7	—	1.3	—	μs

\*1 : R, C : Pull-up resistor and load capacitor of the SCL and SDA lines.

\*2 : The maximum t<sub>HDDAT</sub> have only to be met if the device does not stretch the "L" width (t<sub>LOW</sub>) of the SCL signal.

\*3 : A Fast-mode I<sup>2</sup>C-bus device can be used in a Standard-mode I<sup>2</sup>C-bus system, but the requirement t<sub>SUDAT</sub> ≥ 250 ns must then be met.

\*4 : For use at over 100 kHz, set the peripheral clock 1 to at least 6 MHz.



**PRELIMINARY**

## 5. Analog Digital Converter

( $T_A = -40\text{ }^\circ\text{C}$  to  $+125\text{ }^\circ\text{C}$ ,  $3.0\text{ V} \leq \text{AVRH} - \text{AVRL}$ ,  $V_{CC} = \text{AV}_{CC} = 3.0\text{V}$  to  $5.5\text{V}$ ,  $V_{SS} = \text{AV}_{SS} = 0\text{V}$ )

Parameter	Symbol	Pin	Value			Unit	Remarks
			Min	Typ	Max		
Resolution	-	-	-	-	10	bit	
Total error	-	-	-3	-	+3	LSB	
Nonlinearity error	-	-	-2.5	-	+2.5	LSB	
Differential nonlinearity error	-	-	-1.9	-	+1.9	LSB	
Zero reading voltage	$V_{OT}$	ANn	AVRL - 1.5	AVRL + 0.5	AVRL + 2.5	LSB	
Full scale reading voltage	$V_{FST}$	ANn	AVRH - 3.5	AVRH - 1.5	AVRH + 0.5	LSB	
Compare time	-	-	1.0	-	16,500	$\mu\text{s}$	$4.5\text{V} \leq \text{AV}_{CC} \leq 5.5\text{V}$
			2.0	-	-	$\mu\text{s}$	$3.0\text{V} \leq \text{AV}_{CC} < 4.5\text{V}$
Sampling time	-	-	0.5	-	-	$\mu\text{s}$	$4.5\text{V} \leq \text{AV}_{CC} \leq 5.5\text{V}$
			1.2	-	-	$\mu\text{s}$	$3.0\text{V} \leq \text{AV}_{CC} < 4.5\text{V}$
Analog port input current	$I_{AIN}$	ANn	-1	-	+1	$\mu\text{A}$	$T_A = 25\text{ }^\circ\text{C}$
			-3	-	+3	$\mu\text{A}$	$T_A = 125\text{ }^\circ\text{C}$
Analog input voltage range	$V_{AIN}$	ANn	AVRL	-	AVRH	V	
Reference voltage range	AVRH	AVRH/ RH2	0.75 AV <sub>CC</sub>	-	AV <sub>CC</sub>	V	
	AVRL	AVRL	AV <sub>SS</sub>	-	0.25 AV <sub>CC</sub>	V	
Power supply current	$I_A$	AV <sub>CC</sub>	-	2.5	5	mA	AD Converter active
	$I_{AH}$	AV <sub>CC</sub>	-	-	5	$\mu\text{A}$	AD Converter not operated
Reference voltage current	$I_R$	AVRH/ AVRL	-	0.7	1	mA	AD Converter active
	$I_{RH}$	AVRH/ AVRL	-	-	5	$\mu\text{A}$	AD Converter not operated
Offset between input channels	-	ANn	-	-	TBD	LSB	

Note: The accuracy gets worse as  $|\text{AVRH} - \text{AVRL}|$  becomes smaller.

### Definition of A/D Converter Terms

**Resolution:** Analog variation that is recognized by an A/D converter.


**Total error:** Difference between the actual value and the ideal value. The total error includes zero transition error, full-scale transition error and linear error.

**Nonlinearity error:** Deviation between a line across zero-transition line (“00 0000 0000” <--> “00 0000 0001”) and full-scale transition line (“11 1111 1110” <--> “11 1111 1111”) and actual conversion characteristics.

**Differential linearity error:** Deviation of input voltage, which is required for changing output code by 1 LSB, from an ideal value.

**Zero reading voltage:** Input voltage which results in the minimum conversion value.

**Full scale reading voltage:** Input voltage which results in the maximum conversion value.



$$\text{Total error of digital output "N"} = \frac{V_{NT} - \{1 \text{ LSB} \times (N - 1) + 0.5 \text{ LSB}\}}{1 \text{ LSB}} \text{ [LSB]}$$

$$1 \text{ LSB} = (\text{Ideal value}) \frac{AVRH - AVRL}{1024} \text{ [V]}$$



■ N: A/D converter digital output value

$$V_{OT} (\text{Ideal value}) = AVRL + 0.5 \text{ LSB [V]}$$

$$V_{FST} (\text{Ideal value}) = AVRH - 1.5 \text{ LSB [V]}$$

$V_{NT}$  : A voltage at which digital output transitions from (N - 1) to N.





$$\text{Non linearity error of digital output } N = \frac{V_{NT} - \{1 \text{ LSB} \times (N - 1) + V_{OT}\}}{1 \text{ LSB}} \text{ [LSB]}$$

$$\text{Differential linearity error of digital output } N = \frac{V_{(N+1)T} - V_{NT}}{1 \text{ LSB}} - 1 \text{ LSB [LSB]}$$

$$1 \text{ LSB} = \frac{V_{FST} - V_{OT}}{1022} \text{ [V]}$$

N : A/D converter digital output value

V<sub>OT</sub> : Voltage at which digital output transits from “000H” to “001H.”


V<sub>FST</sub> : Voltage at which digital output transits from “3FEH” to “3FFH.”

**Notes on A/D Converter Section**

- About the external impedance of the analog input and the sampling time of the A/D converter (with sample and hold circuit):

If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting A/D conversion precision.

- analog input circuit model:



**Reference value:**

- C = 8.5 pF (Max)

To satisfy the A/D conversion precision standard, the relationship between the external impedance and minimum sampling time must be considered and then either the resistor value and operating frequency must be adjusted or the external impedance must be decreased so that the sampling time ( $T_{\text{samp}}$ ) is longer than the minimum value. Usually, this value is set to  $7\tau$ , where  $\tau = RC$ . If the external input resistance ( $R_{\text{ext}}$ ) connected to the analog input is included, the sampling time is expressed as follows:

$$T_{\text{samp}} [\text{min}] = 7 \times (R_{\text{ext}} + 2.6\text{k}\Omega) \times C \text{ for } 4.5 \leq AV_{\text{cc}} \leq 5.5$$

$$T_{\text{samp}} [\text{min}] = 7 \times (R_{\text{ext}} + 12.1\text{k}\Omega) \times C \text{ for } 3.0 \leq AV_{\text{cc}} \leq 4.5$$

If the sampling time cannot be sufficient, connect a capacitor of about 0.1  $\mu\text{F}$  to the analog input pin.

- About the error

The accuracy gets worse as  $|AV_{\text{RH}} - AV_{\text{RL}}|$  becomes smaller.

PRELIMINARY

## 7. Low Voltage Detector characteristics

( $T_A = -40\text{ }^{\circ}\text{C}$  to  $+125\text{ }^{\circ}\text{C}$ ,  $V_{CC} = AV_{CC} = 3.0\text{V} - 5.5\text{V}$ ,  $V_{SS} = AV_{SS} = 0\text{V}$ )

Parameter	Symbol	Value		Unit	Remarks
		Min	Max		
Stabilization time	$T_{LV DSTAB}$	60	75	$\mu\text{s}$	
Level 0	$V_{DL0}$	2.7	2.9	V	CILCR:LVL[3:0]="0000"
Level 1	$V_{DL1}$	2.9	3.1	V	CILCR:LVL[3:0]="0001"
Level 2	$V_{DL2}$	3.1	3.3	V	CILCR:LVL[3:0]="0010"
Level 3	$V_{DL3}$	3.5	3.75	V	CILCR:LVL[3:0]="0011"
Level 4	$V_{DL4}$	3.6	3.85	V	CILCR:LVL[3:0]="0100"
Level 5	$V_{DL5}$	3.7	3.95	V	CILCR:LVL[3:0]="0101"
Level 6	$V_{DL6}$	3.8	4.05	V	CILCR:LVL[3:0]="0110"
Level 7	$V_{DL7}$	3.9	4.15	V	CILCR:LVL[3:0]="0111"
Level 8	$V_{DL8}$	4.0	4.25	V	CILCR:LVL[3:0]="1000"
Level 9	$V_{DL9}$	4.1	4.35	V	CILCR:LVL[3:0]="1001"
Level 10	$V_{DL10}$	not used			
Level 11	$V_{DL11}$	not used			
Level 12	$V_{DL12}$	not used			
Level 13	$V_{DL13}$	not used			
Level 14	$V_{DL14}$	not used			
Level 15	$V_{DL15}$	not used			


Levels 10 to 15 are not used in this device.

For correct detection, the slope of the voltage level must satisfy  $\left| \frac{dV}{dt} \right| \leq 0.004 \frac{\text{V}}{\mu\text{s}}$ .  
Faster variations are regarded as noise and may not be detected.

The functional operation of the MCU is guaranteed down to the minimum low voltage detection level of  $V_{CC} = 2.7\text{V}$ . The electrical characteristics however are only valid in the specified range (usually down to 3.0V).

### Low Voltage Detector Operation

In the following figure, the occurrence of a low voltage condition is illustrated. For a detailed description of the reset and startup behavior, please refer to the corresponding hardware manual chapter.



PRELIMINARY

**8. FLASH memory program/erase characteristics**

(T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5.0V)

Parameter	Value			Unit	Remarks
	Min	Typ	Max		
Sector erase time	-	0.9	3.6	s	Erasure programming time not included
Chip erase time	-	n*0.9	n*3.6	s	n is the number of Flash sector of the device
Word (16-bit width) programming time	-	23	370	us	System overhead time not included
Programme/Erase cycle	10 000			cycle	
Flash data retention time	20			year	*1



\*1: This value was converted from the results of evaluating the reliability of the technology (using Arrhenius equation to convert high temperature measurements into normalized value at 85°C)



PRELIMINARY

**PRELIMINARY**

## EXAMPLE CHARACTERISTICS

The diagrams below show the characteristics of one measured sample with typical process parameters.







### Used settings


Mode	Selected Source Clock	Clock/Regulator Settings
Run mode	PLL	CLKS1 = CLKS2 = CLKB = CLKP1 = 56 MHz CLKP2 = 28 MHz Regulator in High Power Mode Core Voltage = 1.9 V
	Main osc.	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 4 MHz Regulator in High Power Mode Core Voltage = 1.8 V
	RC clock fast	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 2 MHz Regulator in High Power Mode Core Voltage = 1.8 V
	RC clock slow	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 100 kHz Regulator in High Power Mode Core Voltage = 1.8 V
	Sub osc.	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 32 kHz Regulator in Low Power Mode A Core Voltage = 1.8 V
Sleep mode	PLL	CLKS1 = CLKS2 = CLKP1 = 56 MHz CLKP2 = 28 MHz (CLKB is stopped in this mode) Regulator in High Power Mode Core Voltage = 1.9 V
	Main osc.	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 4 MHz (CLKB is stopped in this mode) Regulator in High Power Mode Core Voltage = 1.8 V
	RC clock fast	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 2 MHz (CLKB is stopped in this mode) Regulator in High Power Mode Core Voltage = 1.8 V
	RC clock slow	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 100 kHz (CLKB is stopped in this mode) Regulator in High Power Mode Core Voltage = 1.8 V
	Sub osc.	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 32 kHz (CLKB is stopped in this mode) Regulator in Low Power Mode A Core Voltage = 1.8 V


### Used settings

Mode	Selected Source Clock	Clock/Regulator Settings
Timer mode	PLL	CLKMC = 4 MHz, CLKPLL = 56 MHz (System clocks are stopped in this mode) Regulator in High Power Mode, Core Voltage = 1.9 V
	Main osc.	CLKMC = 4 MHz (System clocks are stopped in this mode) Regulator in High Power Mode, Core Voltage = 1.8 V
	RC clock fast	CLKRC = 2 MHz (System clocks are stopped in this mode) Regulator in High Power Mode, Core Voltage = 1.8 V
	RC clock slow	CLKRC = 100 kHz (System clocks are stopped in this mode) Regulator in High Power Mode, Core Voltage = 1.8 V
	Sub osc.	CLKSC = 100 kHz (System clocks are stopped in this mode) Regulator in Low Power Mode A, Core Voltage = 1.8 V
Stop mode	stopped	(All clocks are stopped in this mode) Regulator in Low Power Mode B, Core Voltage = 1.8 V


PRELIMINARY


## PACKAGE DIMENSION MB96(F)35x LQFP 64 - M23

<p>64-pin plastic LQFP</p>  <p>(FPT-64P-M23)</p>	Lead pitch	0.65 mm
	Package width × package length	12.0 × 12.0 mm
	Lead shape	Gullwing
	Sealing method	Plastic mold
	Mounting height	1.70 mm MAX
	Code (Reference)	P-LFQFP64-12×12-0.65



## PACKAGE DIMENSION MB96(F)35x LQFP 64 - M24

<p>64-pin plastic LQFP</p>  <p>(FPT-64P-M24)</p>	Lead pitch	0.50 mm
	Package width × package length	10.0 × 10.0 mm
	Lead shape	Gullwing
	Sealing method	Plastic mold
	Mounting height	1.70 mm MAX
	Weight	0.32 g
	Code (Reference)	P-LFQFP64-10×10-0.50



## ■ ORDERING INFORMATION

Part number	Subclock	Persistent Low Voltage Reset	Package	Remarks
MB96F356YSB PMC-GSE2	No	Yes	64 pins Plastic LQFP (FPT-64P-M23)	
MB96F356RSB PMC-GSE2		No		
MB96F356YWB PMC-GSE2	Yes	Yes		
MB96F356RWB PMC-GSE2		No		
MB96F356YSB PMC1-GSE2	No	Yes	64 pins Plastic LQFP (FPT-64P-M24)	
MB96F356RSB PMC1-GSE2		No		
MB96F356YWB PMC1-GSE2	Yes	Yes		
MB96F356RWB PMC1-GSE2		No		
MB96V300BRB-ES	Yes	No	416 pin Plastic BGA (BGA416-M02)	For evaluation

**This datasheet is also valid for the following outdated devices:**

MB96F356YSA, MB96F356RSA, MB96F356YWA, MB96F356RWA

**PRELIMINARY**

## ■ REVISION HISTORY

Revision	Date	Modification
Prelim 1	2007-05-03	Creation
Prelim 2	2007-05-25	Electrical characteristics update
Prelim 3	2007-11-27	Package description is removed from cover page. Typos corrections in product lineup. Product option details added Electrical characteristics update Update of the block diagram Update of the IO map Pin circuit type, LVD characteristics and example characteristics chapters added
Prelim 4	2007-12-20	Update of the block diagram: external bus address lines, clock output function pins, AVRL removed from ADC block, layout. RAMSTART value is corrected IO map regenerated Memory map and Flash configuration reworked Few typos corrected across the document. Flash bank renaming. Ordering information: package type corrected. IO circuit drawings modified.
Prelim 5	2008-02-04	<ul style="list-style-type: none"> <li>• Reload Timer RLT 6 for PPGs added</li> <li>• Block diagram corrected: ICU2 deleted, TTG2,3 deleted, TTG8,9 added</li> <li>• Pin function description corrected with all existing pin types</li> <li>• I/O circuit type diagrams corrected</li> <li>• Memory map cleaned up</li> <li>• "Flash sector configuration" replaced by corrected "User ROM Memory map for Flash devices"</li> <li>• Parallel Flash programming spec removed</li> <li>• IO map table regenerated:               <ul style="list-style-type: none"> <li>- Port register: Naming style corrected</li> <li>- Memory control registers renamed (Main -&gt; A)</li> <li>- addresses after 000BFFh removed</li> </ul> </li> <li>• Handling devices: AD converter items added</li> <li>• Absolute maximum ratings: Pd and Ta specified more precisely</li> <li>• Run and Sleep mode currents: more conditions added (1WS settings)</li> <li>• Run mode current spec in 48/24MHz mode corrected</li> <li>• Maximum CLKS1 frequency corrected at 1.8V</li> <li>• External bus timings: missing conditions added and readability improved</li> <li>• Ordering information updated</li> <li>• Typos and formatting corrected</li> </ul>

**PRELIMINARY**



**PRELIMINARY**

# FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information. Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.