32K x 32-Bit Synchronous Pipelined Burst SRAM

FEATURES

- · Synchronous Operation.
- 2 Stage Pipelined operation with 4 Burst
- · On-Chip Address Counter.
- · Self-Timed Write Cycle.
- · On- Chip Address and Control Registers.
- Single 3.3V-5%/+10% Power Supply.
- · 5V tolerant Inputs
- Byte Write Enable Control
- · Asynchronous Output Enable Control.
- ADSP ADSC ADV Burst Control Pins.
- Transparent Logic Support for 1 or 2 CPU
- TTL-Level Three-State Outputs.
- · TTL Compatible Inputs.
- 100-Pin QFP/TQFP Packages .

FAST ACCESS TIMES

Parameter	Symbol	-13	-15	-17	Unit
Cycle Time	tCYC	75	66	60	MHz
Clock Access Time	tCD	7	8	9	ns
Output Enable Access Time	tOE	5	5	5	ns

GENERAL DESCRIPTION

The KM732V588 is a 1,048,576-bit Synchronous Static Random Access Memory designed for high performance with advanced i486/Pentium address pipelining. When CST is high, ADSP is blocked to control signals.


It is organized as 32,768 words of 32 bits and integrates address and control registers, a 2-bit burst address counter and high output drive circuitry onto a single integrated circuit for reduced component count implementations of high performance cache RAM applications.

Write cycles are internally self-timed and synchronous. The self-timed write feature eliminates complex off chip write pulse shaping logic, simplifying the cache design and further reducing the component count.

Bursts can be initiated with either the address status processor (ADSP) or address status cache controller (ADSC) inputs. Subsequent burst addresses are generated internally in the system's burst sequence and are controlled by the burst address advance (ADV) input.


The KM732V588 is fabricated using Samsung's high performance CMOS technology and is available in a 100 pin PQFP package. Multiple power and ground pins are utilized to minimize ground bounce

LOGIC BLOCK DIAGRAM





PIN CONFIGURATION (TOP VIEW)



PIN NAME

SYMBOL	PIN NAME	PIN NO.	SYMBOL	PIN NAME	PIN NO.
A0-A14	Address Inputs	32, 33, 34, 35, 36	NC	No Connect	1, 14, 16, 30, 31, 38
		37, 44, 45, 46, 47			39, 42, 43, 49 ,50
		48, 81, 82, 99, 100			51, 64, 66, 80, 87
ÃĎ∇	Burst Address Advance	83		'	88
ADSP	Address Status Processor	84	DQ1~	Data Inputs/Outputs	2, 3, 6, 7, 8, 9, 12
ĀDSC	Address Status Controller	85	DQ32		13, 18, 19, 22, 23
CLK	Clock	89			24, 25, 28, 29, 52
CST	Chip Select	98			53, 56, 57, 58, 59
CS2	Chip Select	97			62, 63, 68, 69, 72
CSZ	Chip Select	92			73, 74, 75, 78, 79
₩Ēx	Byte Write Enable	93, 94, 95, 96	VDDQ	Output Power Supply	4, 11, 20, 27, 54, 61
ŌΈ	Output Enable	86		(+3.3V)	70, 77
VDD	Power Supply (+3.3V)	15, 41, 65, 91	VSSQ	Output Ground	5, 10, 21, 26, 55,60
vss	Ground	17, 40, 67, 90			71, 76

FUNCTION DESCRIPTION

The KM732V588 is a synchronous SRAM designed to support the burst address accessing sequence of the i486/Pentium microprocessor. All inputs (with the exception of OE) are sampled on rising clock edges. The start and duration of the burst access is controlled by ADSC, ADSP and ADV. The accesses are enabled with the chip select signals and output enable. Wait states are inserted into the access with ADV.

Read cycles are initiated with \overline{ADSP} (regardless of WEx and \overline{ADSC}) using the new external address clocked into the on-chip address register whenever \overline{ADSP} is sampled low, the chip selects are sampled active, and the output buffer is enabled with \overline{OE} . In read operation the data of cell array accessed by the current address, registered in the Data-out registers by the positive edge of Clk, are carried to the Data-out buffer by the next positive edge of Clk. The data, registered in the Data-out buffer, are projected to the output pins. \overline{ADV} is ignored on the clock edge that samples \overline{ADSP} asserted, but is sampled on the subsequent clock edges. The address increases internally for the next access of the burst when \overline{WEx} are sampled HIGH and \overline{ADV} is sampled low. And \overline{ADSP} is blocked to control signals by disabling $\overline{CS1}$.

Write cycles are performed by disabling the output buffers with \overline{OE} and asserting \overline{WEx} . WEx are ignored on the clock edge that samples \overline{ADSP} low, but are sampled on the subsequent clock edges. The output buffers are disabled when \overline{WEx} are sampled low (regardless of \overline{OE}). Data is clocked into the data input register when \overline{WEx} sampled low. The address increases internally to the next address of burst if both \overline{WEx} and \overline{ADV} are sampled low. Individual byte write cycles are performed by any one or more byte write enable signals (\overline{WEx} , \overline{WEb} , \overline{WEx}) sampled low. WEa controls DQ1-DQ8, \overline{WEx} , controls DQ9-DQ16, \overline{WEx} controls DQ17-DQ24 and \overline{WEx} controls DQ25-DQ32. Read or write cycles (depending on \overline{WE}) may also be initiated with \overline{ADSC} , instead of \overline{ADSP} . The differences between cycles initiated with \overline{ADSC} and \overline{ADSP} are as follows:

- ADSP must be sampled high when ADSC is sampled low to initiate a cycle with ADSC.
- WEx are sampled on the same clock edge that samples ADSC low (and ADSP high).

Addresses are generated for the burst access as shown below. The starting point of the burst sequence is provided by the external address. The burst address counter wraps around to its initial state upon completion.

BURST SEQUENCE TABLE

	Case 1		Cas	Case 2 Ca		se 3	Case 4	
_	A1	AO	A1	A0	<u>A</u> 1	AO	A1	_A0
First Address	0	0	ō	1	1	0	1	1
1.	0	1	0	0	1	1	1	0
₩	1	0	1	1	0	0	0	1
Fourth Address	1	1	1	0	0	1	0	0



TRUTH TABLES

SYNCHRONOUS TRUTH TABLE (See Notes 1 and 2)

CST	CS2	CS2	ADSP	ADSC	ADV	WEx	K	Address Accessed	Operation
H	Х	X	Х	L	Х	Х	†	N/A	Not Selected
L	L.	Х	L	Х	Х	Х	Ť	N/A	Not Selected
L	Х	Н	L	Х	Х	Х	t	N/A	Not Selected
L	L	Х	Х	L	X	Х	t	N/A	Not Selected
L	Х	Н	Х	L	Х	Х	t	N/A	Not Selected
L	Н	L	L	Х	Х	Х	t	External Address	Begin Burst Read Cycle
L	Н	L	Н	L	Х	L	t	External Address	Begin Burst Write Cycle
L	H	L	Н	٦	Х	I	t	External Address	Begin Burst Read Cycle
Х	Х	Х	Н	Н	L	Н	t	Next Address	Continue Burst Read Cycle
I	Х	X	X	H	L	Н	t	Next Address	Continue Burst Read Cycle
X	Х	Х	Н	Н	L	٦	t	Next Address	Continue Burst Write Cycle
I	Х	Х	Х	Н	L	L	t	Next Address	Continue Burst Write Cycle
Х	Х	Х	Н	I	Н	Н	ŧ	Current Address	Suspend Burst Read Cycle
H	Х	X	X	Н	Н	Н	t	Current Address	Suspend Burst Read Cycle
Х	Х	X	Н	Н	Н	L	t	Current Address	Suspend Burst Write Cycle
Н	Х	X	Х	Н	Н	L	†	Current Address	Suspend Burst Write Cycle

NOTE 1: X means "Don't Care"

NOTE 2: The rising edge of clock is symbolized by \$

PASS-THROUGH TRUTH TABLE

Previous Cycle		Present Cycle				Next Cycle		
Operation WEx		Operation CS1 WE		WEx	QE			
Write Cycle, All bytes Address=An-1, Data=Dn-1	L	Initiate Read Cycle Address=An, Data=Qn-1	L	Н	L	Read Cycle Data=Qn		
Write Cycle. All bytes Address=An-1, Data=Dn-1	٦	No new cycle Data=Qn-1	н	I	L	No carryover from previous cycle		
Write Cycle, All bytes Address=An-1, Data=Dn-1	L	No new cycle Data=High-Z	н	Н	Н	No carryover from previous cycle		



ABSOLUTE MAXIMUM RATINGS*

Parameter	Symbol	Rating	Unit
Voltage on VDD Supply Relative to Vss	Voo	-0.3 to 4.6	V
Voltage on Any Other Pin Relative to Vss	Vin	-0.3 to 6.0	V
Power Dissipation	Pp	1.2	w
Storage Temperature	Tstg	-65 to +150	°C
Operating Temperature	TOPR	0 to +70	°C
Storage Temperature Range Under Bias	TBIAS	-10 to +85	°C

*NOTE: Stresses greater than those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

OPERATING CONDITIONS $(0^{\circ}C \le TA \le 70^{\circ}C)$

Parameter	Symbol	Min	Тур.	Max	Unit
Supply Voltage	V _{DD}	3.13	3.3	3.6	V
Ground	Vss	0	0	0	V

DC ELECTRICAL CHARACTERISTICS (VDD=3.3V-5%/+10%, TA=0°C to +70°C)

Parameter	Symbol	Test Conditions	Min	Max	Unit	
Input Leakage Current	10)	VDD=Max; VIN=Vss to VDD	-2	+2	μА	
Output Leakage Current	lol	Output Disabled, VouT=Vss to \	/DD	-2	+2	μА
Operating Current	Icc	Voo≖Max	75MHz	-	220	mA
		IOUT=0mA	66MHz	_	200	
		Cycle Time ≥ tCYC min	60MHz	-	180	
Standby Current	Isb	Device deselected, lout=0mA,	Device deselected, lout=0mA,		40	mA
		Cycle Time ≥ tCYC min				
		All Inputs=Fix (Vpp-0.2 or 0.2V)				
	lsb1	Device deselected, lour=0mA,		-	20	mA
		Cycle Time =0MHz	,			
	_	All Inputs=Fix (VDD-0.2 or 0.2V)				
Output Low Voltage	Vol	lol=8.0mA			0.4	V
Output High Voltage	Voh	loh=-4.0mA	•	2.4	-	V
Input Low Voltage	Vil			-0.5*	0.8	V
Input High Voltage	Vih			2.2	5.5**	٧

^{*} Vil(min)=-3.0 (Pulse Width ≤20ns)

^{**} In Case of I/O Pins, the Max.Vih=Vcc + 0.5V




CAPACITANCE* (TA=25°C, f=1Mhz)

Parameter	Symbol	Test Condition	Min	Max	Unit
Input Capacitance	Cin	Vin=0V		5	pF
Output Capacitance	Соит	Vout=0V	-	7	pF

^{*}NOTE: Sampled not 100% tested.

TEST CONDITIONS (TA=0°C to 70°C, VDD=3.3V-5%/+10%, unless otherwise specified)

Parameter	Value
Input Pulse Level	0 to 3V
Input Rise and Fall Time (Measured at 0.3V and 2.7V)	2ns
Input and Output Timing Reference Levels	1.5V
Output Load	See Fig. 1



* Including Scope and Jig Capacitance

Fig. 1

AC TIMING CHARACTERISTICS (VD0=3.3V-5%/+10%, TA=0°C to +70°C)

Barrana	Sumb of	KM732	V588-13	KM732	V588-15	KM732	V588-17	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Cycle Time	tCYC	13		15		17		ns
Clock Access Time	tCD		7		8		9	ns
Output Enable to Data Valid	tOE		5		5		5	ns
Clock High to Output Low-Z	tLZC	6		6		6		ns
Output Hold from Clock High	tOH	2.5		2.5		2.5		ns
Output Enable Low to Output Low-Z	tLZOE	2		2		2		ns
Output Enable High to Output High-Z	tHZOE	2	5	2	6	2	6	ns .
Clock High to Output High-Z	tHZC		5		6		6	ns
Clock High Pulse Width	tCH	4.5		5.5		6		ns
Clock Low Pulse Width	tCL	4.5		5.5	_	6		ns
Address Setup to Clock High	tAS	2.5		2.5		2.5		ns
Address Status Setup to Clock High	tSS	2.5		2.5		2.5		ns
Data Setup to Clock High	tDS	2.5		2.5		2.5		ns
Write Setup to Clock High	tWS	2.5		2.5		2.5		ns
Address Advance Setup to Clock High	tADVS	2.5		2.5		2.5		กร
Chip Select Setup to Clock High	tCSS	2.5		2.5		2.5		ns
Address Hold from Clock High	tAH	0.5		0.5		0.5		ns
Address Status Hold from Clock High	tSH	0.5		0.5		0.5		ns
Data Hold from Clock High	tDH	0.5		0.5		0.5		กร
Write Hold from Clock High	tWH	0.5		0.5		0.5		ns
Address Advance Hold from Clock High	tADVH	0.5		0.5		0.5		ns
Chip Select Hold from Clock High	tCSH	0.5		0.5		0,5		ns

NOTE: All address inputs must meet the specified setup and hold times for all rising clock (Clk) edges whenever ADSC and/or ADSP is sampled low and this device is chip selected. All other synchronous inputs must meet the specified sample and hold times whenever this device is chip selected. Both chip selects must be active whenever ADSC or ADSP is sampled low in order for the this device to remain enabled.



