

# VCXO JITTER ATTENUATOR & FEMTOCLOCK™ MULTIPLIER


ICS810252I-03

#### GENERAL DESCRIPTION



The ICS810252I-03 is a member of the HiperClockS<sup>™</sup>family of high performance clock solutions from IDT. The ICS810252I-03 is a PLL based synchronous multiplier that is optimized for PDH or SONET to Ethernet clock jitter attenuation

and frequency translation. The device contains two internal frequency multiplication stages that are cascaded in series. The first stage is a VCXO PLL that is optimized to provide reference clock jitter attenuation. The second stage is a FemtoClock™ frequency multiplier that provides the low jitter, high frequency Ethernet output clock that easily meets Gigabit and 10 Gigabit Ethernet jitter requirements. Pre-divider and output divider multiplication ratios are selected using device selection control pins. The multiplication ratios are optimized to support most common clock rates used in PDH, SONET and Ethernet applications. The VCXO requires the use of an external, inexpensive pullable crystal. The VCXO uses external passive loop filter components which allows configuration of the PLL loop bandwidth and damping characteristics. The device is packaged in a space-saving 32-VFQFN package and supports industrial temperature range.



**32-Lead VFQFN** 5mm x 5mm x 0.925 package body **K Package** 

Top View

32-Lead TQFP, E-Pad

7mm x 7mm x 1.0mm package body
Y package
Top View

#### **FEATURES**

- Two LVCMOS/LVTTL outputs, 15Ω impedance Each output supports independent frequency selection at 25MHz, 62.5MHz, 125MHz, and 156.25MHz
- Two differential inputs support the following input types: LVPECL, LVDS, LVHSTL, SSTL, HCSL
- Accepts input frequencies from 8kHz to 155.52MHz including 8kHz, 1.544MHz, 2.048MHz, 19.44MHz, 25MHz, 77.76MHz, 125MHz and 155.52MHz
- Attenuates the phase jitter of the input clock by using a lowcost pullable funamental mode VCXO crystal
- VCXO PLL bandwidth can be optimized for jitter attenuation and reference tracking using external loop filter connection
- FemtoClock frequency multiplier provides low jitter, high frequency output
- · Absolute pull range: 50ppm
- FemtoClock VCO frequency: 625MHz
- RMS phase jitter @ 125MHz, using a 25MHz crystal (12kHz - 20MHz): 1.5ps (typical)
- 3.3V supply voltage
- -40°C to 85°C ambient operating temperature
- Available in both standard (RoHS 5) and lead-free (RoHS 6) packages

The Preliminary Information presented herein represents a product in pre-production. The noted characteristics are based on initial product characterization and/or qualification. Integrated Device Technology, Incorporated (IDT) reserves the right to change any circuitry or specifications without notice.

## **BLOCK DIAGRAM**




TABLE 1. PIN DESCRIPTIONS

Number	Name	Тур	е	Description
1, 2	LF1, LF0	Analog Input/Output		Loop filter connection node pins.
3	ISET	Analog Input/Output		Charge pump current setting pin.
4, 8, 18, 21, 24	GND	Power		Power supply ground.
5	CLK_SEL	Input	Pulldown	Input clock select. When HIGH selects CLK1/nCLK1. When LOW, selects CLK0/nCLK0. LVCMOS/LVTTL interface levels.
6, 12, 27	$V_{_{\mathrm{DD}}}$	Power		Core power supply pins.
7	RESERVED	Reserved		Reserved pin. Do not connect.
9, 10, 11	PDSEL_2, PDSEL_1, PDSEL_0	Input	Pullup	Pre-divider select pins. LVCMOS/LVTTL interface levels. See Table 3A.
13	$V_{\scriptscriptstyle DDA}$	Power		Analog supply pin.
14, 15	ODBSEL_1, ODBSEL_0	Input	Pulldown	Frequency select pins for Bank B output. See Table 3B. LVCMOS/LVTTL interface levels.
16, 17	ODASEL_1, ODASEL_0	Input	Pulldown	Frequency select pins for Bank A output. See Table 3B. LVCMOS/LVTTL interface levels.
19	QA	Output		Bank A single-ended clock output. LVCMOS/LVTTL interface levels. $15\Omega$ output impedance.
20	$V_{\mathtt{DDO}_\mathtt{QA}}$	Power		Output power supply pin for QA clock output.
22	QB	Output		Bank B single-ended clock output. LVCMOS/LVTTL interface levels. $15\Omega$ output impedance.
23	$V_{\text{DDO\_QB}}$	Power		Output power supply pin for QB clock output.
25	nCLK1	Input	Pullup/ Pulldown	Inverting differential clock input. V <sub>DD</sub> /2 bias voltage when left floating.
26	CLK1	Input	Pulldown	Non-inverting differential clock input.
28	nCLK0	Input	Pullup/ Pulldown	Inverting differential clock input. $V_{\tiny DD}/2$ bias voltage when left floating.
29	CLK0	Input	Pulldown	Non-inverting differential clock input.
30, 31	XTAL_OUT, XTAL_IN	Input		Crystal oscillator interface. XTAL_IN is the input. XTAL_OUT is the output.
32	$V_{\scriptscriptstyle DDX}$	Power		Power supply pin for VCXO charge pump.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		рF
C <sub>PD</sub>	Power Dissipation Capacitance (per output)	$V_{DD}$ , $V_{DDX}$ , $V_{DDO\_QA}$ , $V_{DDO\_QB} = 3.465V$		TBD		pF
R <sub>PULLUP</sub>	Input Pullup Resistor			51		kΩ
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			51		kΩ
R <sub>out</sub>	Output Impedance			15		Ω

TABLE 3A. PRE-DIVIDER FUNCTION TABLE

	Inputs	Pre-Divider Value	
PDSEL_2	PDSEL_1	PDSEL_0	Pre-Divider value
0	0	0	1
0	0	1	193
0	1	0	256
0	1	1	2430
1	0	0	3125
1	0	1	9720
1	1	0	15625
1	1	1	19440 (default)

TABLE 3B. OUTPUT DIVIDER FUNCTION TABLE

Inp	uts	Output Dividor Value		
ODxSEL_1	ODxSEL_0	Output Divider Value		
0	0	25 (default)		
0	1	5		
1	0	4		
1	1	10		

TABLE 3C. FREQUENCY FUNCTION TABLE

Input Frequency (MHz)	Pre-Divider Value	VCXO Frequency (MHz)	FemtoClock Feedback Divider Value	Femtoclock VCO Frequency (MHz)	Output Divider Value	Output Frequency (MHz)
0.008	1	25	25	625	25	25
0.008	1	25	25	625	5	125
0.008	1	25	25	625	4	156.25
0.008	1	25	25	625	10	62.5
1.544	193	25	25	625	25	25
1.544	193	25	25	625	5	125
1.544	193	25	25	625	4	156.25
1.544	193	25	25	625	10	62.5
2.048	256	25	25	625	25	25
2.048	256	25	25	625	5	125
2.048	256	25	25	625	4	156.25
2.048	256	25	25	625	10	62.5
19.44	2430	25	25	625	25	25
19.44	2430	25	25	625	5	125
19.44	2430	25	25	625	4	156.25
19.44	2430	25	25	625	10	62.5
25	3125	25	25	625	25	25
25	3125	25	25	625	5	125
25	3125	25	25	625	4	156.25
25	3125	25	25	625	10	62.5
77.76	9720	25	25	625	25	25
77.76	9720	25	25	625	5	125
77.76	9720	25	25	625	4	156.25
77.76	9720	25	25	625	10	62.5
125	15625	25	25	625	25	25
125	15625	25	25	625	5	125
125	15625	25	25	625	4	156.25
125	15625	25	25	625	10	62.5
155.52	19440	25	25	625	25	25
155.52	19440	25	25	625	5	125
155.52	19440	25	25	625	4	156.25
155.52	19440	25	25	625	10	62.5

#### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage, V<sub>DD</sub> 4.6V

Inputs,  $V_1$  -0.5V to  $V_{DD}$  + 0.5V

Outputs,  $V_{O}$  -0.5V to  $V_{DDO}$  + 0.5V

Package Thermal Impedance,  $\boldsymbol{\theta}_{JA}$ 

32 Lead VFQFN 37°C/W (0 mps) 32 Lead TQFP 32.2°C/W (0 mps) Storage Temperature,  $T_{\rm STG}$  -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics,  $V_{DD} = V_{DDO\_QA} = V_{DDO\_QB} = V_{DDX} = 3.3V \pm 5\%$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Core Supply Voltage		3.135	3.3	3.465	V
V <sub>DDA</sub>	Analog Supply Voltage		V <sub>DD</sub> - 0.11	3.3	$V_{_{ m DD}}$	V
$egin{array}{c} egin{array}{c} \egin{array}{c} \egin{array}{c} \egin{array}{c} \egin{array}{c} \egin{array}{c} \egin{array}$	Output Supply Voltage		3.135	3.3	3.465	V
$V_{DDX}$	Charge Pump Supply Voltage		3.135	3.3	3.465	V
$I_{DD} + I_{DDX}$	Power and Charge Pump Supply Current			158		mA
I <sub>DDA</sub>	Analog Supply Current			11		mA
$I_{DDO\_QA} + I_{DDO\_QB}$	Output Supply Current			1		mA

Table 4B. LVCMOS / LVTTL DC Characteristics,  $V_{DD} = V_{DDO\_QA} = V_{DDO\_QB} = V_{DDX} = 3.3V \pm 5\%$ , Ta = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V <sub>IH</sub>	Input High Vol	tage		2		$V_{DD} + 0.3$	V
V <sub>IL</sub>	Input Low Volt	age		-0.3		0.8	V
I <sub>IH</sub>	Input High Current	CLK_SEL, ODASEL_[0:1], ODBSEL_[0:1]	$V_{DD} = V_{IN} = 3.465V$			150	μΑ
		PDSEL{0:2]	$V_{DD} = V_{IN} = 3.465V$			5	μΑ
I	Input Low Current	CLK_SEL, ODASEL_[0:1], ODBSEL_[0:1]	$V_{DD} = 3.465V, V_{IN} = 0V$	-5			μΑ
'IL		PDSEL{0:2]	$V_{_{DD}} = 3.465V, V_{_{IN}} = 0V$	-150			μΑ
V <sub>OH</sub>	Output High Voltage; NOTE 1			2.6			V
V <sub>OL</sub>	Output Low Vo	oltage; NOTE 1				0.5	V

NOTE 1: Outputs terminated with  $50\Omega$  to  $V_{DDO QA, QB}/2$ .

#### VCXO JITTER ATTENUATOR & FEMTOCLOCK™ MULTIPLIER

 $\textbf{Table 4C. Differential DC Characteristics, } V_{\text{dd}} = V_{\text{ddo\_oa}} = V_{\text{ddo\_ob}} = V_{\text{dd}} = 3.3V \pm 5\%, \, \text{Ta} = -40^{\circ}\text{C} \,\, \text{to} \,\, 85^{\circ}\text{C}$ 

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
I <sub>IH</sub>	Input High Current	CLK0/nCLK0, CLK1/nCLK1	$V_{IN} = V_{DD} = 3.465V$			150	μΑ
	Input Low Current	CLK0, CLK1	$V_{IN} = 0V, V_{DD} = 3.465V$	-5			μΑ
I IIL	I <sub>IL</sub> Input Low Current	nCLK0, nCLK1	$V_{IN} = 0V, V_{DD} = 3.465V$	-150			μΑ
V <sub>PP</sub>	Peak-to-Peak Input Voltage; NOTE 1			0.15		1.3	V
V <sub>CMR</sub>	Common Mode Inpo	ut Voltage; NOTE 1, 2		GND + 0.5		V <sub>DD</sub> - 0.85	V

NOTE 1:  $V_{\rm IL}$  should not be less than -0.3V. NOTE 2: Common mode voltage is defined as  $V_{\rm IH}$ .

Table 5. AC Characteristics,  $V_{DD} = V_{DDO\_QA} = V_{DDO\_QB} = V_{DDX} = 3.3V \pm 5\%$ ,  $T_A = -40^{\circ}C$  to  $85^{\circ}C$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>IN</sub>	Input Frequency		0.008		155.52	MHz
f <sub>out</sub>	Output Frequency		25		156.25	MHz
<i>t</i> jit(Ø)	RMS Phase Jitter (Random); NOTE 1	125MHz, 25MHz crystal Integration Range: 12kHz - 20MHz		1.5		ps
tsk(o)	Output Skew; NOTE 2, 3			60		ps
odc	Output Duty Cycle			50		%
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%		400		ps
t <sub>LOCK</sub>	PLL Lock Time			100		ms


NOTE 1: Please refer to the Phase Noise Plot.


NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load condtions.

Measured at the output differential cross points.


# PARAMETER MEASUREMENT INFORMATION






#### 3.3V OUTPUT LOAD AC TEST CIRCUIT


#### DIFFERENTIAL INPUT LEVEL






#### PHASE JITTER

### OUTPUT SKEW





#### OUTPUT DUTY CYCLE/PULSE WIDTH/tPERIOD

#### OUTPUT RISE/FALL TIME

### **APPLICATION INFORMATION**

#### Power Supply Filtering Techniques

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The ICS810252I-03 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL.  $V_{\rm DD},\,V_{\rm DDX},\,V_{\rm DDA},\,V_{\rm DDO\_QA}$  and  $V_{\rm DDO\_QB}$  should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. Figure 1 illustrates how a  $10\Omega$  resistor along with a 10mF and a .01mF bypass capacitor should be connected to each  $V_{\rm DDA}$  pin.




FIGURE 1. POWER SUPPLY FILTERING

#### RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

#### INPUTS:

#### CRYSTAL INPUTS

For applications not requiring the use of the crystal oscillator input, both XTAL\_IN and XTAL\_OUT can be left floating. Though not required, but for additional protection, a  $1k\Omega$  resistor can be tied from XTAL\_IN to ground.

#### **CLK/nCLK INPUT**

For applications not requiring the use of the differential input, both CLK and nCLK can be left floating. Though not required, but for additional protection, a  $1k\Omega$  resistor can be tied from CLK to ground.

#### LVCMOS CONTROL PINS

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resistor can be used.

#### **OUTPUTS:**

#### LVCMOS OUTPUTS

All unused LVCMOS output can be left floating. There should be no trace attached.

#### WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 2 shows how the differential input can be wired to accept single ended levels. The reference voltage V\_REF  $_{\text{DD}}/2$  is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio

of R1 and R2 might need to be adjusted to position the V\_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and  $V_{\tiny DD}$  = 3.3V, V\_REF should be 1.25V and R2/R1 = 0.609.




FIGURE 2. SINGLE ENDED SIGNAL DRIVING DIFFERENTIAL INPUT

#### DIFFERENTIAL CLOCK INPUT INTERFACE

The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. Both signals must meet the  $V_{_{\rm PP}}$  and  $V_{_{\rm CMR}}$  input requirements. *Figures 3A to 3F* show interface examples for the HiPerClockS CLK/nCLK input driven by the most common driver types. The input interfaces suggested here are examples only. Please consult with the vendor of the driver

component to confirm the driver termination requirements. For example in Figure 3A, the input termination applies for IDT HiPerClockS open emitter LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.

3<u>.3</u>V





FIGURE 3A. HIPERCLOCKS CLK/nCLK INPUT
DRIVEN BY AN IDT OPEN EMITTER
HIPERCLOCKS LVHSTL DRIVER






FIGURE 3C. HIPERCLOCKS CLK/nCLK INPUT
DRIVEN BY A 3.3V LVPECL DRIVER




FIGURE 3D. HIPERCLOCKS CLK/nCLK INPUT
DRIVEN BY A 3.3V LVDS DRIVER




FIGURE 3E. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY A 3.3V HCSL DRIVER




FIGURE 3F. HIPERCLOCKS CLK/nCLK INPUT
DRIVEN BY A 2.5V SSTL DRIVER

#### VFQFN EPAD THERMAL RELEASE PATH

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in *Figure 4*. The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as "heat pipes". The number of vias (i.e. "heat pipes")

are application specific and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/ slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a guideline only. For further information, refer to the Application Note on the Surface Mount Assembly of Amkor's Thermally/ Electrically Enhance Leadfame Base Package, Amkor Technology.




FIGURE 4. P.C.ASSEMBLY FOR EXPOSED PAD THERMAL RELEASE PATH -SIDE VIEW (DRAWING NOT TO SCALE)

#### TQFP THERMAL RELEASE PATH

The expose metal pad provides heat transfer from the device to the P.C. board. The expose metal pad is ground pad connected to ground plane through thermal via. The exposed pad on the device to the exposed metal pad on the PCB is contacted through solder as shown in *Figure 5*. For further information, please refer to the Application Note on Surface Mount Assembly of Amkor's Thermally /Electrically Enhance Leadframe Base Package, Amkor Technology.




FIGURE 5. P.C. BOARD FOR EXPOSED PAD THERMAL RELEASE PATH EXAMPLE

#### LAYOUT GUIDELINE

Figure 6 shows an example of the 810252I-03 application schematic. In this example, the device is operated at  $V_{DD} = 3.3V$ .

The decoupling capacitors should be located as close as possible to the power pin. The input is driven by a 3.3V LVPECL driver.




FIGURE 6. SCHEMATIC OF RECOMMENDED LAYOUT

#### **VCXO-PLL EXTERNAL COMPONENTS**

Choosing the correct external components and having a proper printed circuit board (PCB) layout is a key task for quality operation of the VCXO-PLL. In choosing a crystal, special precaution must be taken with the package and load capacitance (C<sub>1</sub>). In addition, frequency, accuracy and temperature range must also be considered. Since the pulling range of a crystal also varies with the package, it is recommended that a metal-canned package like HC49 be used. Generally, a metal-canned package has a larger pulling range than a surface mounted device (SMD). For crystal selection information, refer to the VCXO Crystal Selection Application Note.


The crystal's load capacitance  $C_{_L}$  characteristic determines its resonating frequency and is closely related to the VCXO tuning range. The total external capacitance seen by the crystal when installed on a board is the sum of the stray board capacitance, IC package lead capacitance, internal varactor capacitance and any installed tuning capacitors ( $C_{_{\text{TUNE}}}$ ).

If the crystal  $C_{\scriptscriptstyle L}$  is greater than the total external capacitance, the VCXO will oscillate at a higher frequency than the crystal specification. If the crystal  $C_{\scriptscriptstyle L}$  is lower than the total external capacitance, the VCXO will oscillate at a lower frequency than

the crystal specification. In either case, the absolute tuning range is reduced. The correct value of  $C_{\scriptscriptstyle L}$  is dependant on the characteristics of the VCXO. The recommended  $C_{\scriptscriptstyle L}$  in the *Crystal Parameter Table* balances the tuning range by centering the tuning curve.

The VCXO-PLL Loop Bandwidth Selection Table shows  $R_s$ ,  $C_s$  and  $C_p$  values for recommended high, mid and low loop bandwidth configurations. The device has been characterized using these parameters. For other configurations, refer to the Loop Filter Component Selection for VCXO Based PLLs Application Note.

The crystal and external loop filter components should be kept as close as possible to the device. Loop filter and crystal traces should be kept short and separated from each other. Other signal traces should be kept separate and not run underneath the device, loop filter or crystal components.



#### VCXO CHARACTERISTICS TABLE

Symbol	Parameter	Typical	Unit
k <sub>vcxo</sub>	VCXO Gain	8000	Hz/V
C <sub>v_LOW</sub>	Low Varactor Capacitance	8	рF
C <sub>V_HIGH</sub>	High Varactor Capacitance	17	pF

#### VCXO-PLL LOOP BANDWIDTH SELECTION TABLE

Bandwidth	Crystal Frequency (MHz)	$R_{s}(k\Omega)$	C <sub>s</sub> (µF)	С <sub>Р</sub> (µF)	$R_{\text{SET}}$ (k $\Omega$ )
50Hz (Low)	25MHz	120	1.0	0.01	8.8
50Hz (Mid)	25MHz	221	0.1	0.001	2.21
150Hz (High)	25MHz	680	0.1	0.0001	2.21

#### CRYSTAL CHARACTERISTICS

Symbol	Parameter	Minimum	Typical	Maximum	Units
	Mode of Operation		Fundamer	ntal	
f <sub>N</sub>	Frequency		25		MHz
f <sub>T</sub>	Frequency Tolerance			±20	ppm
f <sub>s</sub>	Frequency Stability			±20	ppm
	Operating Temperature Range	-40		85	°C
C <sub>L</sub>	Load Capacitance		10		рF
C <sub>o</sub>	Shunt Capacitance		4		pF
C <sub>o</sub> /C <sub>1</sub>	Pullability Ratio		220	240	
ESR	Equivalent Series Resistance			20	
	Drive Level			1	mW
	Aging @ 25°C			±3 per year	ppm

# RELIABILITY INFORMATION

# Table 6A. $\theta_{_{JA}}vs.$ Air Flow Table for 32 Lead VFQFN

θ <sub>JA</sub> vs. 0 Air Flow (Meters per Second)				
Multi-Layer PCB, JEDEC Standard Test Boards	<b>0</b>	<b>1</b>	<b>2.5</b>	
	37.0°C/W	32.4°C/W	29.0°C/W	

# Table 6B. $\theta_{_{\rm JA}}$ vs. Air Flow Table for 32 Lead TQFP, E-Pad

θ by Velocity (Meters per Second)				
	0	1	2.5	
Multi-Layer PCB, JEDEC Standard Test Boards	32.2°C/W	26.3°C/W	24.7°C/W	

#### **TRANSISTOR COUNT**

The transistor count for ICS810252I-03 is: 6597

#### PACKAGE OUTLINE - Y SUFFIX FOR 32 LEAD TQFP, E-PAD





TABLE 7A. PACKAGE DIMENSIONS

JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS				
SYMBOL	ABA-HD			
	MINIMUM	NOMINAL	MAXIMUM	
N	32			
Α			1.20	
A1	0.05	0.10	0.15	
A2	0.95	1.0	1.05	
b	0.30	0.35	0.40	
С	0.09		0.20	
D, E	9.00 BASIC			
D1, E1	7.00 BASIC			
D2, E2	5.60 Ref.			
е	0.80 BASIC			
L	0.45		0.75	
θ	0°		7°	
ccc			0.10	
D3 & D3	3.0	3.5	4.0	

Reference Document: JEDEC Publication 95, MS-026

#### PACKAGE OUTLINE AND DIMENSIONS - K SUFFIX FOR 32 LEAD VFQFN



NOTE: The following package mechanical drawing is a generic drawing that applies to any pin count VFQFN package. This drawing is not intended to convey the actual pin count or pin layout of

this device. The pin count and pinout are shown on the front page. The package dimensions are in Table 7B below.

TABLE 7B. PACKAGE DIMENSIONS

JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS				
SYMBOL	VHHD-2			
	МІМІМИМ	NOMINAL	MAXIMUM	
N		32		
Α	0.80		1.00	
<b>A</b> 1	0		0.05	
А3	0.25 Ref.			
b	0.18	0.25	0.30	
N <sub>D</sub>			8	
N <sub>E</sub>			8	
D	5.00 BASIC			
D2	1.25	2.25	3.25	
E	5.00 BASIC			
E2	1.25	2.25	3.25	
е	0.50 BASIC			
L	0.30	0.40	0.50	

Reference Document: JEDEC Publication 95, MO-220

TABLE 8. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
810252AKI-03	ICS0252AI03	32 Lead VFQFN	tray	-40°C to 85°C
810252AKI-03T	ICS0252AI03	32 Lead VFQFN	2500 tape & reel	-40°C to 85°C
810252AKI-03LF	ICS252AI03L	32 Lead "Lead-Free" VFQFN	tray	-40°C to 85°C
810252AKI-03LFT	ICS252AI03L	32 Lead "Lead-Free" VFQFN	2500 tape & reel	-40°C to 85°C
810252AYI-03	TBD	32 lead TQFP, E-Pad	tray	-40°C to 85°C
810252AYI-03T	TBD	32 lead TQFP, E-Pad	1000 tape & reel	-40°C to 85°C
810252AYI-03LF	ICS0252AI03L	32 lead "Lead-Free" TQFP, E-Pad	tray	-40°C to 85°C
810252AYI-03LFT	ICS0252AI03L	32 lead "Lead-Free" TQFP, E-Pad	1000 tape & reel	-40°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology, Incorporated (IDT) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

# Innovate with IDT and accelerate your future networks. Contact:

www.IDT.com

#### **For Sales**

800-345-7015 408-284-8200 Fax: 408-284-2775

#### For Tech Support

netcom@idt.com 480-763-2056

#### **Corporate Headquarters**

Integrated Device Technology, Inc. 6024 Silver Creek Valley Road San Jose, CA 95138 United States 800 345 7015 +408 284 8200 (outside U.S.)

#### Asia Pacific and Japan

Integrated Device Technology Singapore (1997) Pte. Ltd. Reg. No. 199707558G 435 Orchard Road #20-03 Wisma Atria Singapore 238877 +65 6 887 5505

#### **Europe**

IDT Europe, Limited 321 Kingston Road Leatherhead, Surrey KT22 7TU England +44 (0) 1372 363 339 Fax: +44 (0) 1372 378851

