



CYPRESS  
SEMICONDUCTOR

PRELIMINARY **CYM1220**

64K x 4 SRAM Module

## Features

- Very high speed 256K SRAM module
  - Access time of 10 nsec.
- 300-mil-wide hermetic DIP package
- Low active power
  - 1.8W (max.)
- SMD technology
- TTL-compatible inputs and outputs
- On-chip decode for speed and density
- JEDEC pinout—compatible with 7C194 monolithic SRAMs
- Small PCB footprint
  - 0.36 sq. in.

## Functional Description

The CYM1220 is an extremely high performance 256-kilobit static RAM module organized as 65,536 words by 4 bits. This module is constructed using four 16K x 4 static RAMs in LCC packages mounted on a 300-mil-wide ceramic substrate. Extremely high speed and density are achieved by using BiCMOS SRAMs containing internal address decoding logic.


Writing to the module is accomplished when the chip enable ( $\overline{CE}$ ) and write enable ( $\overline{WE}$ ) inputs are both LOW. Data on the four input pins ( $I/O_0$  through  $I/O_3$ )

of the device is written into the memory location specified on the address pins ( $A_0$  through  $A_{15}$ ).

Reading the device is accomplished by taking the chip enable ( $\overline{CE}$ ) LOW, while write enable ( $\overline{WE}$ ) remains inactive or HIGH. Under these conditions, the contents of the memory location specified on the address pins ( $A_0$  through  $A_{15}$ ) will appear on the four output pins ( $I/O_0$  through  $I/O_3$ ).

The data output pins remain in a high-impedance state unless the module is selected and write enable ( $\overline{WE}$ ) is HIGH.


## Logic Block Diagram



1220-1

## Pin Configuration

DIP  
Top View



1220-2

## Selection Guide

		1220HD-10	1220HD-12	1220HD-15	1220HD-20
Maximum Access Time (ns)		10	12	15	20
Maximum Operating Current (mA)	Commercial	325	325	325	
	Military		375	375	375
Maximum Standby Current (mA)	Commercial	200	200	200	
	Military		250	250	250

## Maximum Ratings

(Above which the useful life may be impaired)

Storage Temperature .....	-65°C to +150°C
Ambient Temperature with Power Applied .....	-55°C to +125°C
Supply Voltage to Ground Potential .....	-0.5V to +7.0V
DC Voltage Applied to Outputs in High Z State .....	-0.5V to +7.0V
DC Input Voltage .....	-0.5V to +7.0V
Output Current into Outputs (Low) .....	20 mA

## Operating Range

Range	Ambient Temperature	V <sub>CC</sub>
Commercial	0°C to +70°C	5V ± 10%
Military	-55°C to +125°C	5V ± 10%

**2**

## Electrical Characteristics Over the Operating Range

Parameters	Description	Test Conditions	CYM1220HD		Units
			Min.	Max.	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = -4.0 mA	2.4		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 8.0 mA		0.4	V
V <sub>IH</sub>	Input HIGH Voltage		2.2	V <sub>CC</sub>	V
V <sub>IL</sub>	Input LOW Voltage <sup>[1]</sup>		-0.5	0.8	V
I <sub>IX</sub>	Input Load Current	GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub>	-20	+20	μA
I <sub>OZ</sub>	Output Leakage Current	GND ≤ V <sub>O</sub> ≤ V <sub>CC</sub> , Output Disabled	-20	+20	μA
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	V <sub>CC</sub> = Max., I <sub>OUT</sub> = 0 mA, CE ≤ V <sub>IL</sub>	Commercial	325	mA
			Military	375	
I <sub>SB1</sub>	Automatic CE Power-Down Current	V <sub>CC</sub> = Max., CE ≥ V <sub>IH</sub> , Min. Duty Cycle = 100%	Commercial	200	mA
			Military	250	
I <sub>SB2</sub>	Automatic CE Power-Down Current	V <sub>CC</sub> = Max., CE ≥ V <sub>CC</sub> - 0.2V, V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2V or V <sub>IN</sub> ≤ 0.2V	Commercial	200	mA
			Military	250	



## Capacitance<sup>[2]</sup>

Parameters	Description	Test Conditions	Max.	Units
C <sub>IN</sub>	Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz, V <sub>CC</sub> = 5.0V	25	pF
C <sub>OUT</sub>	Output Capacitance		30	pF

Notes:

1. V<sub>IL(MIN)</sub> = -3.0V for pulse widths less than 20 ns.
2. Tested on a sample basis.

## AC Test Loads and Waveforms





**Switching Characteristics Over the Operating Range**<sup>[3]</sup>

Parameters	Description	1220HD-10		1220HD-12		1220HD-15		1220HD-20		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
$t_{RC}$	Read Cycle Time	10		12		15		20		ns
$t_{AA}$	Address to Data Valid		10		12		15		20	ns
$t_{OHA}$	Data Hold from Address Change	2		3		3		3		ns
$t_{ACE}$	$\overline{CE}$ LOW to Data Valid		10		12		15		20	ns
$t_{LZCE}$	$\overline{CE}$ LOW to Low Z	2		3		3		3		ns
$t_{HZCE}$	$\overline{CE}$ HIGH to High Z <sup>[4]</sup>		6		8		8		8	ns
$t_{PU}$	$\overline{CE}$ LOW to Power Up	0		0		0		0		ns
$t_{PD}$	$\overline{CE}$ HIGH to Power Down		10		12		15		20	ns
$t_{WC}$	Write Cycle Time	10		12		15		20		ns
$t_{SCE}$	$\overline{CE}$ LOW to Write End	8		10		12		15		ns
$t_{AW}$	Address Set-up to Write End	8		10		12		15		ns
$t_{HA}$	Address Hold from Write End	1		1		1		1		ns
$t_{SA}$	Address Set-up from Write Start	0		0		0		0		ns
$t_{PWE}$	$\overline{WE}$ Pulse Width	8		10		12		15		ns
$t_{SD}$	Data Set-Up to Write End	8		10		10		10		ns
$t_{HD}$	Data Hold from Write End	1		1		1		1		ns
$t_{LZWE}$	$\overline{WE}$ HIGH to Low Z	3		5		5		5		ns
$t_{HZWE}$	$\overline{WE}$ LOW to High Z <sup>[4]</sup>	0	5	0	7	0	7	0	10	ns


**Notes:**

- Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input levels of 0 to 3.0V, and output loading of the specified  $I_{OL}/I_{OH}$  and 30-pF load capacitance.
- $t_{HZCS}$  and  $t_{HZWE}$  are specified with  $C_L = 5$  pF as in part (b) of AC Test Loads. Transition is measured  $\pm 500$  mV from steady state voltage.
- The internal write time of the memory is defined by the overlap of  $\overline{CE}$  LOW and  $\overline{WE}$  LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
- $\overline{WE}$  is HIGH for read cycle.
- Device is continuously selected,  $\overline{CE} = V_{IL}$ .
- Address valid prior to or coincident with  $\overline{CE}$  transition low.
- If  $\overline{CE}$  goes HIGH simultaneously with  $\overline{WE}$  HIGH, the output remains in a high-impedance state.


**Switching Waveforms**
**Read Cycle No. 1**<sup>[6, 7]</sup>


**Switching Waveforms (continued)**
**Read Cycle No. 2** <sup>[6, 8]</sup>


1220-6

**Write Cycle No. 1 ( $\overline{WE}$  Controlled)** <sup>[5]</sup>


1220-7

**Write Cycle No. 2 ( $\overline{CE}$  Controlled)** <sup>[5, 9]</sup>


1220-8

**Truth Table**

$\overline{CE}$	$\overline{WE}$	Inputs/Outputs	Mode
H	X	High Z	Deselect/Power-Down
L	H	Data Out	Read Word
L	L	Data In	Write Word

**Ordering Information**

Speed	Ordering Code	Package Type	Operating Range
10	CYM1220HD-10C	HD08	Commercial
12	CYM1220HD-12C	HD08	Commercial
	CYM1220HD-12MB		Military
15	CYM1220HD-15C	HD08	Commercial
	CYM1220HD-15MB		Military
20	CYM1220HD-20MB	HD08	Military

Document #: 38-00025