

YGV606B

AVDP

Advanced Video Display Processor

■ OUTLINE


The AVDP is the ideal VDP (video display processor) for display screen control of consumer TVs. It has a number of high level display and drawing functions. Therefore, graphic systems for OSD, education equipment, children's toys, etc., can all be easily realized at nominal cost.

■ FEATURES


Display functions

- Display mode Bitmap graphics and sprite
- Display resolution NTSC : 368 × 240 (480)
 PAL : 368 × 280 (560)
 Numbers in parentheses indicate interlace alternate mode.
- Number of display colors Built-in color pallet, 256 colors out of a selection of 260,000 colors can be displayed. This makes it possible to display natural images.
 Simultaneous 16 color/256 color/32768 color (when using two AVDPs) display.
- Scroll Scrollable in all directions.
 An XY coordinate image space (bitmap) can be set freely in any screen structure.
 A scroll display area of any size can be set in the image space.
- Sprite Two 32 × 32 dot sprites can be displayed.
 Color can be displayed in dot units.
- Color bus An external superimposed display can be constructed using the output of the color bus.
 Multiple plane structure with multiple AVDPs is possible through the color bus input terminal.
- Others Display window can be set and mosaic display is possible.
 Divided screen display is possible.
 Linear RGB output through the built-in DAC.

■ BLOCK DIAGRAM




■ PIN ASSIGNMENT



■ TERMINAL FUNCTION

1) CPU interface

- CD7-0 (I/O)
 - 8-bit bi-directional CPU data bus.
- PS2-0 (I)
 - I/O port No. specification input. Selects P#6 – P#0 of AVDP.
- CSW (I)
 - Strobe signal input for AVDP data write from the CPU.
- CSR (I)
 - Strobe signal input for AVDP data read out from the CPU.




- $\overline{\text{WAIT}}$ (O: Open drain output)
 - Output of wait signal to the CPU.
- $\overline{\text{INT}}$ (O: Open drain output)
 - Output of the interruption request signal to the CPU.
- RESET (I)
 - Power on reset input. AVDP is initialized during low level.

2) VRAM interface


- VD7-0 (I/O)
 - VRAM data bus.
- VA9-0 (O)
 - VRAM address bus.
- $\overline{\text{RAS}}$ (O)
 - DRAM row address strobe signal for VRAM.
- $\overline{\text{CAS}}$ (O)
 - DRAM column address strobe signal for VRAM.
- $\overline{\text{OE}}$ (O)
 - DRAM data output enable signal for VRAM.
- WE (O)
 - DRAM write enable signal for VRAM.

3) CRT interface

- R, G, B (O: analog output)
Linear RGB output.




- CAT 1, 0 (O)
Attribute timing output of the color code. It is output at the linear RGB output timing of the color code in accordance with AT1 and AT0 of the color palette.
- CB7-0 (I/O)
Display color code output of the AVDP (2 dots earlier than the linear RGB), or display color code input to the AVDP.
- DCLK (O)
Dot clock output. The input and output of the terminals CB7 to 0 synchronize this clock.



- CBDR (O)
This shows the input and output status of terminals CB7 to 0
When the level of CBDR is low, CB7 to 0 function as an input terminal. Conversely, when the level of CBDR is high, CB7 to 0 function as an output terminal.
- CSYNC (O)
Composite synchronizing signal or vertical synchronous signal.
- HSYNC (O)
Horizontal synchronous signal. Equalizing pulse is not inserted. The synchronous signal width can be selected from two types: normal width and 50% duty width.
- BLANK (O)
Retrace line blanking interval.
- FSC (O)
Sub-carrier clock output for NTSC video encoder. It is effective only in NTSC mode.

• **VRESET (I)**

Vertical timing reset input. The input signal to this terminal is sampled with a cycle clock of approx. 4.5 μ sec, when low level is detected three times in succession, the internal V counter is reset to the vertical synchronous starting line of the even number field at the next HTL timing (HSYNC starting timing).



• **HRESET (I)**

Horizontal timing reset input. AVDP horizontal timing is set to the horizontal synchronous starting position during the fall of this signal. The phase of the dot clock in relation to the main clock is fixed. It can be used for synchronization when using two AVDP's (same clock input) but cannot be used otherwise.

• **TCB (O)**

Color burst insertion timing signal.

• **SM (I)**


Scan mode selection input.

| SM | Scan mode |
|------|-----------|
| High | NTSC |
| Low | PAL |

4) Clock

• **XIN (I), XOUT (O)**

Crystal oscillator connection terminal. External transmission clock should be input to the XIN terminal.



5) Power supply

• **AVDD, AVSS (I)**

Analog power supply input for RGB.

• **VDD, VSS (I)**


Digital power supply input.

6) Others

• **TSTP (I)**

Input for internal circuit test. Normally used when high or N.C. is input. When low level is input, the operation cannot be guaranteed.

SYSTEM CONFIGURATION EXAMPLE



■ ELECTRICAL CHARACTERISTICS

• Absolute Maximum Ratings

| Item | Symbol | Ratings | Unit |
|-------------------------|--------|--------------|------|
| Supply voltage | VDD | -0.5~+7.0 | V |
| Input terminal voltage | VI | -0.5~VDD+0.5 | V |
| Output terminal voltage | VO | -0.5~VDD+0.5 | V |
| Output terminal current | IO | -20~+20 | mA |
| Storage temperature | Tstg | -50~+125 | °C |

• Recommended Operating Conditions

| Item | Symbol | Min. | Typ. | Max. | Unit |
|--|--------|------|------|---------|------|
| Supply voltage | VDD | 4.75 | 5.00 | 5.25 | V |
| Supply voltage | VSS | | 0 | | V |
| Low-level Input voltage (except for the XIN terminal) | VIL | -0.3 | | 0.8 | V |
| High-level Input voltage (except for the XIN terminal) | VIH | 2.0 | | VDD+0.3 | V |
| Low-level Input voltage (the XIN terminal) | VIL | -0.3 | | 1.5 | V |
| High-level Input voltage (the XIN terminal) | VIH | 3.5 | | VDD+0.3 | V |
| Ambient operating temperature | Top | 0 | | 70 | °C |

• Electrical Characteristics Under Recommended Operating Conditions


• DC Characteristics

| Item | Symbol | Measuring conditions | Min. | Typ. | Max. | Unit |
|--|--------|----------------------|------|------|------|------|
| Low-level output voltage | VOL | IOL=1.6 mA | | | 0.4 | V |
| High-level output voltage (except for the OPEN DRAIN terminal) | VOH | IOH=-1.0 mA | 4.0 | | | V |
| Input leakage current | ILI | | | | 10 | μA |
| Output leakage current | ILO | | | | 25 | μA |
| Power consumption | IDD | | | | 60 | mA |

• Terminal capacity

| Item | Symbol | Min. | Typ. | Max. | Unit |
|--------------------------------|--------|------|------|------|------|
| Input terminal capacity | CI | | | 8 | pF |
| Output terminal capacity | CO | | | 10 | |
| Input/Output terminal capacity | CIO | | | 12 | |

EXTERNAL DIMENSION



UNIT : mm

Note : The LSIs for surface mount need especial consideration on storage and soldering conditions. For detailed information, please contact your nearest agent of yamaha.

■ MEMO

www.DataSheet4U.com

IMPORTANT NOTICE

1. Yamaha reserves the right to make changes to its Products and to this document without notice. The information contained in this document has been carefully checked and is believed to be reliable. However, Yamaha assumes no responsibilities for inaccuracies and makes no commitment to update or to keep current the information contained in this document.
2. These Yamaha Products are designed only for commercial and normal industrial applications, and are not suitable for other uses, such as medical life support equipment, nuclear facilities, critical care equipment or any other application the failure of which could lead to death, personal injury or environmental or property damage. Use of the Products in any such application is at the customer's sole risk and expense.
3. YAMAHA ASSUMES NO LIABILITY FOR INCIDENTAL, CONSEQUENTIAL OR SPECIAL DAMAGES OR INJURY THAT MAY RESULT FROM MISAPPLICATION OR IMPROPER USE OR OPERATION OF THE PRODUCTS.
4. YAMAHA MAKES NO WARRANTY OR REPRESENTATION THAT THE PRODUCTS ARE SUBJECT TO INTELLECTUAL PROPERTY LICENSE FROM YAMAHA OR ANY THIRD PARTY, AND YAMAHA MAKES NO WARRANTY OR REPRESENTATION OF NON-INFRINGEMENT WITH RESPECT TO THE PRODUCTS. YAMAHA SPECIFICALLY EXCLUDES ANY LIABILITY TO THE CUSTOMER OR ANY THIRD PARTY ARISING FROM OR RELATED TO THE PRODUCTS' INFRINGEMENT OF ANY THIRD PARTY'S INTELLECTUAL PROPERTY RIGHT, INCLUDING THE PATENT, COPYRIGHT, TRADEMARK OR TRADE SECRET RIGHTS OF ANY THIRD PARTY.
5. EXAMPLES OF USE DESCRIBED HEREIN ARE MERELY TO INDICATE THE CHARACTERISTICS AND PERFORMANCE OF YAMAHA PRODUCTS. YAMAHA ASSUMES NO RESPONSIBILITY FOR ANY INTELLECTUAL PROPERTY CLAIMS OR OTHER PROBLEMS THAT MAY RESULT FROM APPLICATIONS BASED ON THE EXAMPLES DESCRIBED HEREIN. YAMAHA MAKES NO WARRANTY WITH RESPECT TO THE PRODUCTS, EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR USE AND TITLE.

The specifications of this product are subject to improvement changes without prior notice.

AGENCY

YAMAHA CORPORATION

Address inquiries to :
Semiconductor Sales & Marketing Department

- Head Office 203, Matsunokijima, Toyooka-mura,
Iwata-gun, Shizuoka-ken, 438-0192
Tel. +81-539-62-4918 Fax. +81-539-62-5054
- Tokyo Office 2-17-11, Takanawa, Minato-ku,
Tokyo, 108-8568
Tel. +81-3-5488-5431 Fax. +81-3-5488-5088
- Osaka Office Namba Tsujimoto Nissei Bldg, 4F
1-13-17, Namba Naka, Naniwa-ku,
Osaka City, Osaka, 556-0011
Tel. +81-6-6633-3690 Fax. +81-6-6633-3691
- U.S.A Office YAMAHA Systems Technology.
100 Century Center Court, San Jose, CA 95112
Tel. +1-408-467-2300 Fax. +1-408-437-8791