

# DC to DC Synchronous Converter Design

## Abdus Sattar, IXYS Corporation


### IXAN0068

Modern power electronics products require small size and lighter weight of power electronics parts. Filter inductor and capacitor sizes must be small. With the small filter, the switching semiconductor devices must have small switching loss. And heat sink also must be reduced. For the safe operation with the small heat sink, the switching semiconductor devices must have small conduction loss. IXYS developed new generation of Trench MOSFET (Trench2™), which has small gate charge and low on-resistance. The MOSFET will be well suited for high power applications of synchronous DC to DC converters used in various systems. The MOSFET is rugged and has avalanche energy capability.

**Table 1: Few Examples of IXYS Trench2™ N-Channel Power MOSFETs**

Part Number	V <sub>dss</sub> (max) (V)	I <sub>d</sub> @ T <sub>c</sub> =25°C (A)	R <sub>ds(on)</sub> @ T <sub>j</sub> =25°C (Ω)	C <sub>iss</sub> (pF)	Q <sub>g</sub> (nC)	t <sub>rr</sub> @ T <sub>j</sub> =25°C (ns)	R <sub>(th)JC</sub> (°C/W)	P <sub>d</sub> (W)	E <sub>AS</sub> (mJ)	Package Type
IXTA220N04T2	40	220	0.0035	6500	112	45	0.42	360	600	TO-263
IOTP220N04T2	40	220	0.0035	6500	112	45	0.42	360	600	TO-220
IXTA90N055T2	55	90	0.0084	2670	42	37	1.0	150	300	TO-263
IOTP90N055T2	55	90	0.0084	2670	42	37	1.0	150	300	TO-220
IXTA110N055T2	55	110	0.0066	3060	57	38	0.82	180	400	TO-263
IOTP110N055T2	55	110	0.0066	3060	57	38	0.82	180	400	TO-220
IXTA200N055T2	55	200	0.0042	6800	109	49	0.42	360	600	TO-263
IOTP200N055T2	55	200	0.0042	6800	109	49	0.42	360	600	TO-220
IXTA70N075T2	75	70	0.012	2580	46	48	1.0	150	300	TO-263
IOTP70N075T2	75	70	0.012	2580	46	48	1.0	150	300	TO-220
IXTA90N075T2	75	90	0.010	3100	54	50	0.82	180	400	TO-263
IOTP90N075T2	75	90	0.010	3100	54	50	0.82	180	400	TO-220

### DC-to-DC Synchronous Converter Design:



**Figure 1: Synchronous Buck Converter using IXYS Trench2™ Power MOSFET**

# DC to DC Synchronous Converter Design

## Abdus Sattar, IXYS Corporation

### IXAN0068

In Figure 1, the Q1 is called the high-side or control FET and Q2 is called the low-side or sync FET applied in a step-down DC to DC synchronous converter application. The ratio  $V_o/V_{in}$  is controlled by the duty cycle of Q1. To improve the efficiency, it's desirable to have Q2 turned ON when Q1 is turned OFF. A simplified switch state diagram is shown in Figure 2 [2]. It depicts the switching sequence as A-B-C-B-A where the state B called "dead time" when both Q1 and Q2 are OFF and the Schottky diode, D1 is ON to provide the freewheeling operation in the inductive load circuit. It's desirable to reduce the dead time to a minimum to improve the efficiency. However, if the dead time is lower than the turn-on or turn-off times of Q1 and Q2, the circuit may go into state D, the shoot-through state when both Q1 and Q2 are ON at the same time causing a short-circuit in the input voltage source,  $V_{in}$ . The state D is undesirable since it would destroy transistors Q1 and Q2.





Figure 2: Circuit Switch State Diagram [2]

**DC to DC Synchronous Converter Design**  
**Abdus Sattar, IXYS Corporation**  
**IXAN0068**




**Figure 3: Ideal Circuit waveforms (with no dead time)**

The Switching Period,  $T_s = T_{on} + T_{off}$ , the Switching frequency,  $f_s = \frac{1}{T_s}$

The duty cycle,  $D = \frac{T_{on}}{T_s} = \frac{T_{on}}{T_{on} + T_{off}}$ , Turn-on time,  $T_{on} = DT_s$

Turn-off time,  $T_{off} = (1 - D)T_s$ .



**Figure 4: Ideal synchronous buck converter inductor current**

An output DC voltage with lowest ripple is considered the best solution. Ripple appears in the output voltage as the L1 current's ripple component,  $\Delta I_{L1}(t)$ , which charges and discharges the output capacitor, C1, as shown in Figure 4. C1 is charged during the

**DC to DC Synchronous Converter Design**  
**Abdus Sattar, IXYS Corporation**  
**IXAN0068**

period when  $I_{L1}(t)$  is greater than  $I_o$ . The charge ( $\Delta Q$ ) that flows into C1 at this time divided by the value of C1 is the output voltage ripple component.

**Output Inductor Ripple Current and Voltage:**

The inductor voltage can be defined as,

$$V_L = L1 \frac{di}{dt} = Vin - Vo, \text{ or, } \Delta i = \Delta I_{L1}(t) = \frac{\Delta t(Vin - Vo)}{L1}, \text{ here, } \Delta t = Ton = DTs$$

The inductor ripple current is,

$$\Delta I_{L1}(t) = DTs \frac{Vin - Vo}{L1} = \frac{D(Vin - Vo)}{f_s \cdot L1} \quad (1)$$

The charge,  $\Delta Q$ , indicated in Figure 5, can be determined by calculating the area of the triangle with height  $\frac{\Delta I_{L1}(t)}{2}$  and width  $\frac{T_s}{2}$  shown in Figure 5.

$$\Delta Q = \frac{1}{2} \cdot \frac{\Delta I_{L1}(t)}{2} \cdot \frac{T_s}{2} = \frac{\Delta I_{L1}(t) \cdot T_s}{8} = \frac{\Delta I_{L1}(t)}{8f_s}$$

The ripple voltage is,

$$\Delta V_L(t) = \frac{\Delta Q}{C1} = \frac{\Delta I_{L1}(t)T_s}{8C1} = \frac{D(1-D)VinT_s^2}{8L1C1} = \frac{\pi^2(1-D)Vo}{2} \left(\frac{f_c}{f_s}\right)^2 = \Delta V_o(t) \quad (2)$$

Where,  $f_c = \frac{1}{2\pi\sqrt{L1C1}}$ , Output low pass filter (LPF) resonant frequency,  $f_s =$  The switching frequency. The inductor value of L1 and the effective series resistance (ESR) of the output capacitor, C1, affect the output ripple voltage,  $\Delta V_L$ . A capacitor with the lowest possible ESR is recommended for the application. For example, 4.7–10 uF capacitors in X5R/X7R technology have ESR approximately 10 m $\Omega$ .

**Summary of design equations:**

Ripples voltage/current, Inductor and Capacitor:

$$\text{Output ripple voltage, } \Delta V_L(t) = \frac{\Delta I_{L1}(t)T_s}{8C1} = \frac{\Delta I_{L1}(t)}{8C1f_s} \quad (3)$$

$$\text{Inductor ripple current, } \Delta I_{L1}(t) = 8C1f_s \cdot \Delta V_L(t) \quad (4)$$

$$\text{Output inductor, } L1 \geq DTs \frac{Vin - Vo}{\Delta I_{L1}(t)} = \frac{D(Vin - Vo)}{f_s \cdot \Delta I_{L1}(t)} \quad (5)$$

$$\text{Output capacitor, } C1 \geq \frac{\Delta I_{L1}}{8f_s \Delta V_o} \text{ since } \Delta Q = \frac{1}{2} \cdot \frac{\Delta I_{L1}(t)}{2} \cdot \frac{T_s}{2} = C1 \cdot \Delta V_o \quad (6)$$

$$\text{Output filter cut-off frequency, } f_c = \frac{1}{2\pi\sqrt{L1C1}} \quad (7)$$

**DC to DC Synchronous Converter Design**  
**Abdus Sattar, IXYS Corporation**  
**IXAN0068**

**Overview of Synchronous Converter Power Loss: [1]**

The losses in the synchronous converter's power switches can be defined by:

$$P_{Total} = P_C + P_{SW} + P_{Gate} + P_{BD} \quad (8)$$

Where  $P_C$  is the conduction loss,  $P_{SW}$  is the switching power loss,  $P_{Gate}$  is the gate drive loss and  $P_{BD}$  is the body diode loss. In addition, inductor equivalent DC resistance losses and output capacitor's ESR loss play significant role in the converter design.

**MOSFET Q1 and Q2's Power Loss: [1]**


The conduction losses: (replace D to 1-D for Sync FET, Q2):

$$P_C = (I_O \sqrt{D})^2 \cdot R_{DS(on)} \quad (9)$$

The gate-charge losses:

$$P_{g-c} = V_{GS} \cdot Q_g \cdot f_s \quad (10)$$

The switching losses:



**Figure 5: Transitions waveforms of MOSFET for inductive load**

The switching loss is,

$$P_{Switching} = P_{t(on)} + P_{t(off)}$$

$$= \frac{[V_{DS(max)} \{ I_{DS(on)} \cdot t_{t(on)} + I_{DS(off)} \cdot t_{t(off)} \}] \cdot f_s}{2} \quad (11)$$

**MOSFET Body Diode Loss: [1]**

The body diode loss is a function of dead time and in every switching cycle; there are two dead-time intervals,  $td1$  and  $td2$ . The dead-time is defined as the time required when both the MOSFETs Q1 and Q2 are OFF in order to prevent shoot-through.

**DC to DC Synchronous Converter Design**  
**Abdus Sattar, IXYS Corporation**  
**IXAN0068**

We can write as:

$$P_{BD} = P_{td1} + P_{td2} \quad (12)$$

Where Ptd1 is the body diode loss during dead time td1 and Ptd2 is the body diode loss during dead time td2.

$$P_{td1} = P_{cd1} + P_{rr1} = V_f \cdot \left( I_O - \frac{\Delta I_L}{2} \right) \cdot td1 \cdot f_s + \frac{1}{2} \cdot V_{in} \cdot I_{rr} \cdot t_{rr} \cdot f_s \quad (13)$$

$$P_{td2} = P_{cd2} (P_{rr2} = 0) = V_f \cdot \left( I_O + \frac{\Delta I_L}{2} \right) \cdot td2 \cdot f_s \quad (14)$$

**PWM Gate Driver Power loss: [1]**

The power dissipation in the driver is defined by,

$$P_{DRIVER} = Q_{G(onl)} \cdot V_{DD} \cdot f_s \quad (15)$$

where  $Q_{g(onl)}$  is the total gate charge of the MOSFET and  $V_{DD}$  is the driver power supply.

The gate “point of voltage” is,

$$V_{SP} = V_{TH} + \frac{I_O}{g_{fs}} \quad (16)$$

The driver current is,

$$I_{DRIVER(L-H)} = \frac{V_{DD} - V_{SP}}{R_{DRIVER(PULL-UP)} + R_{Gate}} \quad (17)$$

$$I_{DRIVER(H-L)} = \frac{V_{DD} - V_{SP}}{R_{DRIVER(PULL-DOWN)} + R_{Gate}} \quad (18)$$

The rise time is,

$$t_{t(on)} = \frac{Q_{G(on)}}{I_{DRIVER(L-H)}} \quad (19)$$

The fall time is,

$$t_{t(off)} = \frac{Q_{G(on)}}{I_{DRIVER(H-L)}} \quad (20)$$

If an external Schottky diode (D1) is used across Q2, the Schottky’s capacitance needs to be charged during Q1 turn-on. The power loss to charge the Schottky’s capacitance is,

$$P_{C(SCHOTTKY)} = \frac{C_{SCHOTTKY} \cdot V_{IN}^2 \cdot f_s}{2} \quad (21)$$

**DC to DC Synchronous Converter Design**  
**Abdus Sattar, IXYS Corporation**  
**IXAN0068**

**Design Example 1:**

**Assume design parameters as VIN=12V, VO=3.3V and Io=12A.**

Table 1: Design Consideration 1 for synchronous buck converter

Input Voltage, Vin	12V
Output Voltage, Vo	3.3V
Output Current, Io	12A

Assume the output ripple voltage is within  $\pm 1\%$  of Vo. For Vo =3.3V, the output ripple is limited within,  $\Delta V_L(t) \leq 0.033V$ . When the output capacitor (C1) is 10uF, the inductor L1 values for the range of switching frequencies from 100 kHz to 500 kHz are given in Table: 2 based on equations 3-7.

Table 2: When C1= 10uF

Vin (V)	Vo (V)	D	$\Delta V_L$ (V)	fs (kHz)	C1 (uF)	$\Delta I_{L1}$ (A)	L1 (uH)	fc (kHz)
12	3.3	0.275	0.033	100	10	0.264	90	5.31
12	3.3	0.275	0.033	200	10	0.528	45.31	7.48
12	3.3	0.275	0.033	300	10	0.792	30.20	9.16
12	3.3	0.275	0.033	400	10	1.056	22.65	10.60
12	3.3	0.275	0.033	500	10	1.32	18.12	11.83

**Synchronous Driver Controller: ISL6594D from Intersil:**

Based on equation 18 and 19, From ISL6594D driver datasheet, given high-side: tr=26nS, tf=18nS and source/sink current = 1.25/2A (max). For low-side, trr=18nS, tf=12nS and source/sink current = 2/3.0 A (max):

Table 4: from Datasheet

<b>High-Side</b>	<b>Rise time</b>	<b>Source Current (A)</b>	<b>Required Qg(on)</b>
Source	26 ns	1.25	32.5nC
Sink	18 ns	2	36nC
<b>Low-Side</b>	<b>Rise time</b>	<b>Source Current (A)</b>	<b>Required Qg(on)</b>
Source	18nS	2	36nC
Sink	12ns	3	36nC

**DC to DC Synchronous Converter Design**  
**Abdus Sattar, IXYS Corporation**  
**IXAN0068**

**ISL6594D Specification:**

**Electrical Specifications** Recommended Operating Conditions, Unless Otherwise Noted. (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
LGATE Turn-On Propagation Delay (Note 4)	t <sub>PDHL</sub>	V <sub>PVCC</sub> = 12V, 3nF Load, Adaptive	-	10	-	ns
UGATE Turn-Off Propagation Delay (Note 4)	t <sub>PDLU</sub>	V <sub>PVCC</sub> = 12V, 3nF Load	-	10	-	ns
LGATE Turn-Off Propagation Delay (Note 4)	t <sub>PDLL</sub>	V <sub>PVCC</sub> = 12V, 3nF Load	-	10	-	ns
LG/UG Three-State Propagation Delay (Note 4)	t <sub>PDTs</sub>	V <sub>PVCC</sub> = 12V, 3nF Load	-	10	-	ns
<b>OUTPUT (Note 4)</b>						
Upper Drive Source Current	I <sub>U_SOURCE</sub>	V <sub>PVCC</sub> = 12V, 3nF Load	-	1.25	-	A
Upper Drive Source Impedance	R <sub>U_SOURCE</sub>	150mA Source Current	1.4	2.0	3.0	Ω
Upper Drive Sink Current	I <sub>U_SINK</sub>	V <sub>PVCC</sub> = 12V, 3nF Load	-	2	-	A
Upper Drive Sink Impedance	R <sub>U_SINK</sub>	150mA Sink Current	0.9	1.65	3.0	Ω
Lower Drive Source Current	I <sub>L_SOURCE</sub>	V <sub>PVCC</sub> = 12V, 3nF Load	-	2	-	A
Lower Drive Source Impedance	R <sub>L_SOURCE</sub>	150mA Source Current	0.85	1.3	2.2	Ω
Lower Drive Sink Current	I <sub>L_SINK</sub>	V <sub>PVCC</sub> = 12V, 3nF Load	-	3	-	A
Lower Drive Sink Impedance	R <sub>L_SINK</sub>	150mA Sink Current	0.60	0.94	1.35	Ω

NOTE:

Recommended devices for this application:

**1. IXTA90N055T2**

V<sub>DS</sub> = 55V, I<sub>d25</sub> = 90A

Q<sub>g(on)</sub> = 42nC, Q<sub>gs</sub> = 14nC, Q<sub>gd</sub> = 8.5nC,  
 t<sub>d(on)</sub> = 19nS, t<sub>r</sub> = 21nS, t<sub>d(off)</sub> = 39nS, t<sub>f</sub> = 19nS.

R<sub>ds(on)</sub> = 8.4mΩ

V<sub>gs(th)</sub> = 2-4V, g<sub>fs</sub> = 43

C<sub>iss</sub> = 2670pF, C<sub>oss</sub> = 420pF, C<sub>rss</sub> = 100pF

Or,

**1. IXTA110N055T2**

V<sub>ds</sub> = 55V, I<sub>d25</sub> = 110A

Q<sub>g(on)</sub> = 57nC, Q<sub>gs</sub> = 16nC, Q<sub>gd</sub> = 11nC,  
 t<sub>d(on)</sub> = 18nS, t<sub>r</sub> = 25nS, t<sub>d(off)</sub> = 40nS, t<sub>f</sub> = 23nS.

R<sub>ds(on)</sub> = 6.6mΩ, V<sub>gs(th)</sub> = 2-4V, g<sub>fs</sub> = 49

C<sub>iss</sub> = 3060pF, C<sub>oss</sub> = 497pF, C<sub>rss</sub> = 105pF

**Analysis based on Above IXTA90N055T2:**

$$Q_{G(SW)} = 8.5nC + \frac{14nC}{2} = 15.5nC$$

The “point of voltage” is defined by,  $V_{SP} = V_{TH} + \frac{I_o}{g_{fs}} = 3 + \frac{15}{43} = 3.35V$

The driver current is,

$$I_{DRIVER(L-H)} = \frac{V_{DD} - V_{SP}}{R_{DRIVER(PULL-UP)} + R_{Gate}} = \frac{10 - 3.35}{3 + 2} = \frac{6.65}{5} = 1.33A$$



**DC to DC Synchronous Converter Design**  
**Abdus Sattar, IXYS Corporation**  
**IXAN0068**

$$I_{DRIVER(H-L)} = \frac{V_{DD} - V_{SP}}{R_{DRIVER(PULL-DOWN)} + R_{Gate}} = \frac{10 - 3.35}{2.2 + 2} = 1.58A$$

The rise time is,  $t_{t(on)} = 26nS + 10nS = 36nS$

The fall time is,  $t_{t(off)} = 18nS + 10nS = 28nS$

**High-Side MOSFET loss (Q1=IXTA90N055T2):**

The conduction loss is,

$$P_{Cond\_Q1} = I_O^2 \cdot R_{DS(on)} \cdot D$$

$$= 12^2 \cdot 0.0084 \cdot 0.275 = 0.332 = 332mW$$

The Gate-Charge losses: (assume fs = 200 kHz)

$$P_{GC\_Q1} = V_{GS} \cdot Q_g \cdot f_s = 10.0 \times 42 \times 10^{-9} \times 200 \times 10^3 = 84mW$$

And estimated switching loss is,

$$P_t = \frac{[V_{DS(max)} \{ I_{DS(on)} \cdot t_{t(on)} + I_{DS(off)} \cdot t_{t(off)} \} \cdot f_s]}{2}$$

$$= \frac{12 \cdot 12}{2} \cdot (36 + 28) \times 10^{-9} \times 200 \times 10^3 = 0.921W = 921mW$$

Total high-side losses: 332mW+84mW+921mW = 1337mW=1.337W

**Low-Side MOSFET loss (Q2):**

The conduction loss is,

$$P_{Cond\_Q2} = I_O^2 \cdot R_{DS(on)} \cdot (1 - D)$$

$$= 12^2 \cdot 0.0084 \cdot 0.725 = 0.877W = 877mW$$

The Gate-Charge loss:

$$P_{GC\_Q1} = V_{GS} \cdot Q_g \cdot f_s = 10.0 \times 42 \times 10^{-9} \times 200 \times 10^3 = 84mW$$

Total low-side losses: 877mW+84mW =961mW

**ISL6594D Driver loss:**

From datasheet:  $V_{DD} = 5V$

Table 6: IXS839 Driver Output Stage from datasheet

Driver pull up resistance	$R_{DRIVER(PULL\_UP)}$	3.0Ω
Driver pull down resistance	$R_{DRIVER(PULL\_DOWN)}$	2.2Ω
Driver gate resistance	$R_{GATE}$	2Ω

**DC to DC Synchronous Converter Design**  
**Abdus Sattar, IXYS Corporation**  
**IXAN0068**

The power dissipation in the driver is defined by,

$$P_{DRIVER} = \frac{T_J - T_a}{R_{thJC}} = Q_{G(total)} \cdot V_{DD} \cdot f_{SW}$$

where  $V_{DD} = 10V$  and  $f_S = 200 \text{ kHz}$  (assume for this case)

The estimated driver power dissipation,  $P_D \approx 42 \cdot 10^{-9} \cdot 10 \cdot 200 \cdot 10^3 = 84mW$

**Dead-Time Power Loss: [3]**

The dead-time is defined as the time required when both the MOSFETs are off in order to prevent shoot-through. In this period, the Schottky diode (or integral body diode is forward-biased and provided a power loss defined by,

Driver IXS839 provides delay time in the datasheet,

$$t_{Delay\_Time} (nS) = C_{Delay} (pF) \cdot (0.5nS / pF) \quad (22)$$

Assume,  $t_{d1} = t_{d2} = 100nS$ , which provides  $C_{Delay} (pF) = 200 pF$

The Delay-Time loss is define in (11-13) as

$$\begin{aligned} P_{id1} &= P_{cd1} + P_{rr1} = V_f \cdot \left( I_o - \frac{\Delta I_L}{2} \right) \cdot td1 \cdot f_s + \frac{1}{2} \cdot V_{in} \cdot I_{rr} \cdot t_{rr} \cdot f_s \\ &= 0.85 \cdot \left( 12 - \frac{0.528}{2} \right) \cdot 100 \times 10^{-9} \cdot 200 \times 10^3 + \frac{1}{2} \cdot 12 \cdot 2.2 \cdot 37 \times 10^{-9} \cdot 200 \times 10^3 \\ &= 0.19905 + 0.09768 = 0.297W = 297mW \end{aligned}$$

$$\begin{aligned} P_{id2} &= P_{cd2} (P_{rr2} = 0) = V_f \cdot \left( I_o + \frac{\Delta I_L}{2} \right) \cdot td2 \cdot f_s \\ &= 0.85 \cdot \left( 12 + \frac{0.528}{2} \right) \cdot 100 \times 10^{-9} \cdot 200 \times 10^3 = 0.208W = 208mW \end{aligned}$$

$$P_{BD} = P_{id1} + P_{id2} = 297mW + 208mW = 505mW$$

**Synchronous Converter Efficiency:**

If we neglect inductor's DC power loss and capacitor's ESR loss then the total estimated power loss,  $P_{loss} = 1337mW + 1007mW + 84mW + 505mW = 2933mW = 2.933W$

Given output power,  $P_o = V_o \cdot I_o = 3.3 \cdot 12 = 39.6W$

Estimated input power,  $P_{in} = 39.6 + 2.933 = 42.6W$

$$\text{The efficiency is defined as, } \eta = \frac{V_o I_o}{V_{in} \cdot I_{in}} = \frac{P_o}{P_{in}} \quad (23)$$

**DC to DC Synchronous Converter Design**  
**Abdus Sattar, IXYS Corporation**  
**IXAN0068**

The estimated efficiency,  $\eta = \frac{39.6}{42.6} = 0.93 = 93\%$  ,

**Estimated input current:**

If we assume only 93% efficiency, then the estimated input current can be obtained,

$$\text{Estimated input current, } I_{in} = \frac{VoIo}{Vin \cdot \eta} = \frac{3.3 \cdot 12}{12 \cdot 0.93} = 3.5A$$

**Bootstrap Circuit Design: [3]**

Selecting bootstrap circuit components are done with consideration of the electrical rating and characteristics of the high-side MOSFET (Q<sub>1</sub>).

The capacitance is defined by datasheet of IXS839 driver,

$$C_{BST} = \frac{Q_{G(total)}}{\Delta V_{BST}} \quad (24)$$

Where Q<sub>G(total)</sub> is the total gate charge of high-side MOSFET (Q<sub>1</sub>), and  $\Delta V_{BST}$  is the allowable voltage droop in Q<sub>1</sub>. Assume this voltage droop equal to 0.1V.

$$C_{BST} = \frac{42nC}{200mV} = 0.210\mu F$$

The bootstrap diode and capacitor voltage rating should be

$$V_{Bootstrap\_DiodeandCapacitor} > V_{IN} + V_{DD}$$

The average forward current is defined by,

$$\begin{aligned} I_{F(Avg)} &= Q_{G(total)} \cdot f_{SW} \\ &= 42 \cdot 10^{-9} \cdot 250 \cdot 10^3 = 10.5mA \end{aligned} \quad (25)$$

**Bibliography**

[1] “Synchronous Buck MOSFETs loss calculation” AN-6005, Jon Klein, Fairchild Semiconductor, 01/04/2006, [www.fairchildsemi.com](http://www.fairchildsemi.com)

[2] “Examination of reverse recovery losses in a synchronous buck converter circuit” Application Note from Silicon Semiconductor, 2003, [www.siliconsemi.com](http://www.siliconsemi.com)

[3] Datasheet for ISL6594D “Advanced Synchronous Rectified Buck MOSFET Driver” from Intersil Corporation, 2007, [www.intersil.com](http://www.intersil.com)