


Clock Generator for Intel® Calistoga Chipset

Features

- Compliant to Intel® CK410M
- Selectable CPU frequencies
- Differential CPU clock pairs
- 100 MHz differential SRC clocks
- 96 MHz differential dot clock
- 27 MHz Spread and Non-spread video clock
- 48 MHz USB clocks
- SRC clocks independently stoppable through CLKREQ#[A:B]
- 96 /100-MHz Spreadable differential video clock.

- 33 MHz PCI clock
- Buffered Reference Clock 14.318 MHz
- Low-voltage frequency select input
- I²C support with readback capabilities
- Ideal Lexmark Spread Spectrum profile for maximum electromagnetic interference (EMI) reduction
- 3.3V power supply
- 56-Pin SSOP/TSSOP packages

CPU	SRC	PCI	REF	DOT96	USB_48M	LCD	27M
x2 / x3	x5/6/7	x6	x1	x 1	x 1	x1	x2



Pin Descriptions

Pin No.	Name	Type	Description																														
1, 7, 11, 21, 28, 34, 42, 48	VDD	PWR	3.3V power supply.																														
2, 6, 13, 29, 45, 51	VSS	GND	Ground.																														
3,4	PCI[3:4]	O, SE	33-MHz clock.																														
5	PCI5/FCTSEL1	O, SE PD	33-MHz clock/3.3 LVTTTL input for selecting for pin 14, 15 (DOT96[T/C], 27M-non-spread and Spread) and pin 17,18 (SRC[T/C]0 or 100M[T/C]_SST) (sampled on the VTT_PWRGD# assertion). <table border="1" data-bbox="667 622 1398 748"> <thead> <tr> <th>FCTSEL1</th> <th>FCTSEL0</th> <th>PIN 14</th> <th>PIN 15</th> <th>PIN 17</th> <th>PIN 18</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>DOT96T</td> <td>DOT96C</td> <td>100MT_SST</td> <td>100MC_SST</td> </tr> <tr> <td>0</td> <td>1</td> <td>DOT96T</td> <td>DOT96C</td> <td>SRCT0</td> <td>SRCC0</td> </tr> <tr> <td>1</td> <td>0</td> <td>27M_non_spread</td> <td>27M_Spread</td> <td>SRCT0</td> <td>SRCC0</td> </tr> <tr> <td>1</td> <td>1</td> <td>OFF Low</td> <td>TBD</td> <td>SRCT0</td> <td>SRCC0</td> </tr> </tbody> </table>	FCTSEL1	FCTSEL0	PIN 14	PIN 15	PIN 17	PIN 18	0	0	DOT96T	DOT96C	100MT_SST	100MC_SST	0	1	DOT96T	DOT96C	SRCT0	SRCC0	1	0	27M_non_spread	27M_Spread	SRCT0	SRCC0	1	1	OFF Low	TBD	SRCT0	SRCC0
FCTSEL1	FCTSEL0	PIN 14	PIN 15	PIN 17	PIN 18																												
0	0	DOT96T	DOT96C	100MT_SST	100MC_SST																												
0	1	DOT96T	DOT96C	SRCT0	SRCC0																												
1	0	27M_non_spread	27M_Spread	SRCT0	SRCC0																												
1	1	OFF Low	TBD	SRCT0	SRCC0																												
8	ITP_SEL/PCIF0	I/O, SE	3.3V LVTTTL input to enable SRC[T/C]11 or CPU[T/C]2_ITP/33-MHz clock output. (sampled on the VTT_PWRGD# assertion). 1 = CPU_ITP, 0 = SRC11																														
9	PCIF1	I/O, SE	33-MHz clock.																														
10	VTT_PWRGD#/PD	I, PU	3.3V LVTTTL input. This pin is a level sensitive strobe used to latch the FS[C:A], ITP_SEL, FCTSEL[1:0], SEL_CLKREQ#. After VTT_PWRGD# (active LOW) assertion, this pin becomes a real-time input for asserting power-down (active HIGH).																														
12	FSA/48M	I/O	3.3V-tolerant input for CPU frequency selection/Fixed 48-MHz clock output. Refer to DC Electrical Specification Table for Vil_FS and Vih_FS specifications.																														
14, 15	DOT96T/27M_non_spread DOT96C/27M_Spread	O, DIF	Fixed 96-MHz Differential Clock/ Single ended 27-MHz clocks. When configured for 27-MHz, only the clock on pin 15 contains spread. Selected via FCTSEL[0:1] at VTT_PWRGD# assertion.																														
16	FSB	I	3.3V-tolerant input for CPU frequency selection. Refer to DC Electrical Specification Table for Vil_FS and Vih_FS specifications																														
17,18	SRC[T/C]0/ 100M[T/C]_SST	O,DIF	100-MHz Differential Serial Reference Clock/ 100-MHz LVDS Differential Clock.																														
19,20,22,23, 24,25,30,31	SRC[T/C]	O, DIF	100-MHz Differential Serial Reference Clocks.																														
26,27	SRC[T/C]5_SATA	O, DIF	Differential serial reference clock. Recommended output for SATA.																														
33,32	SRCT9/CLKREQ#A, SRCC9/CLKREQ#B	I/O, PU	3.3V LVTTTL input for enabling assigned SRC clock (active LOW) / 100-MHz Serial Reference Clock. Default function is CLKREQ#																														
36,35	CPUT2_ITP/SRCT11, CPUC2_ITP/SRCC11	O, DIF	Selectable differential CPU / SRC clock output. ITP_EN = 0 @ VTT_PWRGD# assertion = SRC11, ITP_EN = 1 @ VTT_PWRGD# assertion = CPU2_ITP																														
37	VDDA	PWR	3.3V power supply for PLL.																														
38	VSSA	GND	Ground for PLL.																														
39	IREF	I	A precision resistor is attached to this pin, which is connected to the internal current reference.																														
44,43,41,40	CPU[T/C][0:1]	O, DIF	Differential CPU clock outputs.																														
46	SCLK	I	SMBus-compatible SCLOCK.																														
47	SDATA	I/O OD	SMBus-compatible SDATA.																														
49	XOUT	O, SE	14.318-MHz crystal output.																														
50	XIN	I	14.318-MHz crystal input.																														

Pin Descriptions (continued)

Pin No.	Name	Type	Description																														
52	REF1/FCTSEL0	I/O, SE PD	Fixed 14.318-MHz Clock Output/3.3 LVTTTL input for selecting for pin 14, 15 (DOT96[T/C], 27M-non-spread and Spread) and pin 17,18 (SRC[T/C]0 or 100M[T/C]_SST) (sampled on the VTT_PWRGD# assertion). <table border="1" data-bbox="667 477 1396 607"> <thead> <tr> <th>FCTSEL1</th> <th>FCTSEL0</th> <th>PIN 14</th> <th>PIN 15</th> <th>PIN 17</th> <th>PIN 18</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>DOT96T</td> <td>DOT96C</td> <td>100MT_SST</td> <td>100MC_SST</td> </tr> <tr> <td>0</td> <td>1</td> <td>DOT96T</td> <td>DOT96C</td> <td>SRCT0</td> <td>SRCC0</td> </tr> <tr> <td>1</td> <td>0</td> <td>27M_non_spread</td> <td>27M_Spread</td> <td>SRCT0</td> <td>SRCC0</td> </tr> <tr> <td>1</td> <td>1</td> <td>OFF_Low</td> <td>TBD</td> <td>SRCT0</td> <td>SRCC0</td> </tr> </tbody> </table>	FCTSEL1	FCTSEL0	PIN 14	PIN 15	PIN 17	PIN 18	0	0	DOT96T	DOT96C	100MT_SST	100MC_SST	0	1	DOT96T	DOT96C	SRCT0	SRCC0	1	0	27M_non_spread	27M_Spread	SRCT0	SRCC0	1	1	OFF_Low	TBD	SRCT0	SRCC0
FCTSEL1	FCTSEL0	PIN 14	PIN 15	PIN 17	PIN 18																												
0	0	DOT96T	DOT96C	100MT_SST	100MC_SST																												
0	1	DOT96T	DOT96C	SRCT0	SRCC0																												
1	0	27M_non_spread	27M_Spread	SRCT0	SRCC0																												
1	1	OFF_Low	TBD	SRCT0	SRCC0																												
53	FSC	I/O	3.3V-tolerant input for CPU frequency selection. Refer to DC Electrical Specification Table for VihFS_C, VimFS_C and VihFS_C specifications																														
54	CPU_STP#	I, PU	3.3V LVTTTL input for CPU_STP# active LOW.																														
55	PCI_STP#	I, PU	3.3V LVTTTL input for PCI_STP# active LOW.																														
56	PCI2/SEL_CLKREQ#	I/O, PD SE	Fixed 33-MHz clock output/3.3V-tolerant input for CLKREQ# pins 32 and 33 selection (sampled on the VTT_PWRGD# assertion). 0 = CLKREQ#[A:B] functionality 1 = SRC[T/C]9 functionality																														

Table 1. Frequency Select Table FSA, FSB and FSC

FSC	FSB	FSA	CPU	SRC	PCIF/PCI	27MHz	REF0	DOT96	USB
1	0	1	100 MHz	100 MHz	33 MHz	27 MHz	14.318 MHz	96 MHz	48 MHz
0	0	1	133 MHz	100 MHz	33 MHz	27 MHz	14.318 MHz	96 MHz	48 MHz
0	1	1	166 MHz	100 MHz	33 MHz	27 MHz	14.318 MHz	96 MHz	48 MHz
0	1	0	200 MHz	100 MHz	33 MHz	27 MHz	14.318 MHz	96 MHz	48 MHz

Frequency Select Pins (FSA, FSB, and FSC)

Host clock frequency selection is achieved by applying the appropriate logic levels to FSA, FSB, FSC inputs prior to VTT_PWRGD# assertion (as seen by the clock synthesizer). Upon VTT_PWRGD# being sampled low by the clock chip (indicating processor VTT voltage is stable), the clock chip samples the FSA, FSB, and FSC input values. For all logic levels of FSA, FSB, and FSC, VTT_PWRGD# employs a one-shot functionality in that once a valid low on VTT_PWRGD# has been sampled, all further VTT_PWRGD#, FSA, FSB, and FSC transitions will be ignored, except in test mode.

Serial Data Interface

To enhance the flexibility and function of the clock synthesizer, a two-signal serial interface is provided. Through the Serial Data Interface, various device functions, such as individual clock output buffers, can be individually enabled or disabled. The registers associated with the Serial Data Interface

initialize to their default setting upon power-up, and therefore use of this interface is optional. Clock device register changes are normally made upon system initialization, if any are required. The interface cannot be used during system operation for power management functions.

Data Protocol

The clock driver serial protocol accepts byte write, byte read, block write, and block read operations from the controller. For block write/read operation, the bytes must be accessed in sequential order from lowest to highest byte (most significant bit first) with the ability to stop after any complete byte has been transferred. For byte write and byte read operations, the system controller can access individually indexed bytes. The offset of the indexed byte is encoded in the command code, as described in *Table 2*.

The block write and block read protocol is outlined in *Table 3* while *Table 4* outlines the corresponding byte write and byte read protocol. The slave receiver address is 11010010 (D2h).

Table 2. Command Code Definition

Bit	Description
7	0 = Block read or block write operation, 1 = Byte read or byte write operation
(6:0)	Byte offset for byte read or byte write operation. For block read or block write operations, these bits should be '0000000'

Table 3. Block Read and Block Write Protocol

Block Write Protocol		Block Read Protocol	
Bit	Description	Bit	Description
1	Start	1	Start
8:2	Slave address – 7 bits	8:2	Slave address – 7 bits
9	Write	9	Write
10	Acknowledge from slave	10	Acknowledge from slave
18:11	Command Code – 8 bits	18:11	Command Code – 8 bits
19	Acknowledge from slave	19	Acknowledge from slave
27:20	Byte Count – 8 bits (Skip this step if I ² C_EN bit set)	20	Repeat start
28	Acknowledge from slave	27:21	Slave address – 7 bits
36:29	Data byte 1 – 8 bits	28	Read = 1
37	Acknowledge from slave	29	Acknowledge from slave
45:38	Data byte 2 – 8 bits	37:30	Byte Count from slave – 8 bits
46	Acknowledge from slave	38	Acknowledge
....	Data Byte /Slave Acknowledges	46:39	Data byte 1 from slave – 8 bits
....	Data Byte N – 8 bits	47	Acknowledge
....	Acknowledge from slave	55:48	Data byte 2 from slave – 8 bits
....	Stop	56	Acknowledge
		Data bytes from slave / Acknowledge
		Data Byte N from slave – 8 bits
		NOT Acknowledge
		Stop

Table 4. Byte Read and Byte Write Protocol

Byte Write Protocol		Byte Read Protocol	
Bit	Description	Bit	Description
1	Start	1	Start
8:2	Slave address – 7 bits	8:2	Slave address – 7 bits
9	Write	9	Write
10	Acknowledge from slave	10	Acknowledge from slave
18:11	Command Code – 8 bits	18:11	Command Code – 8 bits
19	Acknowledge from slave	19	Acknowledge from slave
27:20	Data byte – 8 bits	20	Repeated start
28	Acknowledge from slave	27:21	Slave address – 7 bits
29	Stop	28	Read
		29	Acknowledge from slave
		37:30	Data from slave – 8 bits
		38	NOT Acknowledge
		39	Stop

Control Registers
Byte 0: Control Register 0

Bit	@Pup	Name	Description
7	1	RESERVED	RESERVED
6	1	RESERVED	RESERVED
5	1	SRC[T/C]5	SRC[T/C]5 Output Enable 0 = Disable (Tri-state), 1 = Enable
4	1	SRC[T/C]4	SRC[T/C]4 Output Enable 0 = Disable (Tri-state), 1 = Enable
3	1	SRC[T/C]3	SRC[T/C]3 Output Enable 0 = Disable (Tri-state), 1 = Enable
2	1	SRC[T/C]2	SRC[T/C]2 Output Enable 0 = Disable (Tri-state), 1 = Enable
1	1	RESERVED	RESERVED, Set = 1
0	1	SRC[T/C]0 /100M[T/C]_SST	SRC[T/C]0 /100M[T/C]_SST Output Enable 0 = Disable (Hi-Z), 1 = Enable

Byte 1: Control Register 1

Bit	@Pup	Name	Description
7	1	PCIF0	PCIF0 Output Enable 0 = Disabled, 1 = Enabled
6	1	27M_nss_DOT_96[T/C]	27M nonspread and DOT_96 MHz Output Enable 0 = Disable (Tri-state), 1 = Enabled
5	1	USB_48MHz	USB_48M MHz Output Enable 0 = Disabled, 1 = Enabled
4	1	RESERVED	RESERVED
3	1	REF1	REF1 Output Enable 0 = Disabled, 1 = Enabled
2	1	CPU[T/C]1	CPU[T/C]1 Output Enable 0 = Disable (Tri-state), 1 = Enabled
1	1	CPU[T/C]0	CPU[T/C]0 Output Enable 0 = Disable (Tri-state), 1 = Enabled
0	0	CPU, SRC, PCI, PCIF spread enable	PLL1 (CPU PLL) Spread Spectrum Enable 0 = Spread off, 1 = Spread on

Byte 2: Control Register 2

Bit	@Pup	Name	Description
7	1	PCI5	PCI5 Output Enable 0 = Disabled, 1 = Enabled
6	1	PCI4	PCI4 Output Enable 0 = Disabled, 1 = Enabled
5	1	PCI3	PCI3 Output Enable 0 = Disabled, 1 = Enabled
4	1	PCI2	PCI2 Output Enable 0 = Disabled, 1 = Enabled
3	1	RESERVED	RESERVED
2	1	RESERVED	RESERVED
1	1	CPU[T/C]2	CPU[T/C]2 Output Enable 0 = Disabled (Hi-Z), 1 = Enabled
0	1	PCIF1	PCIF1 Output Enable 0 = Disabled, 1 = Enabled

Byte 3: Control Register 3

Bit	@Pup	Name	Description
7	0	RESERVED	RESERVED, Set = 0
6	0	RESERVED	RESERVED, Set = 0
5	0	SRC5	Allow control of SRC[T/C]5 with assertion of PCI_STP# or SW PCI_STP# 0 = Free running, 1 = Stopped with PCI_STP#
4	0	SRC4	Allow control of SRC[T/C]4 with assertion of PCI_STP# or SW PCI_STP# 0 = Free running, 1 = Stopped with PCI_STP#
3	0	SRC3	Allow control of SRC[T/C]3 with assertion of PCI_STP# or SW PCI_STP# 0 = Free running, 1 = Stopped with PCI_STP#
2	0	SRC2	Allow control of SRC[T/C]2 with assertion of PCI_STP# or SW PCI_STP# 0 = Free running, 1 = Stopped with PCI_STP#
1	0	RESERVED	RESERVED, Set = 0
0	0	SRC0	Allow control of SRC[T/C]0 with assertion of PCI_STP# or SW PCI_STP# 0 = Free running, 1 = Stopped with PCI_STP#

Byte 4: Control Register 4

Bit	@Pup	Name	Description
7	0	100M[T/C]_SST	100M[T/C]_SST PWRDWN Drive Mode 0 = Driven in PWRDWN, 1 = Tri-state
6	0	DOT96[T/C]	DOT PWRDWN Drive Mode 0 = Driven in PWRDWN, 1 = Tri-state
5	1	SRC[T/C]	SRC[T/C] Stop Drive Mode when CLKREQ# asserted 0 = Driven, 1 = Tri-state
4	0	PCIF1	Allow control of PCIF1 with assertion of SW and HW PCI_STP# 0 = Free running, 1 = Stopped with PCI_STP#
3	0	PCIF0	Allow control of PCIF0 with assertion of SW and HW PCI_STP# 0 = Free running, 1 = Stopped with PCI_STP#
2	1	CPU[T/C]2	Allow control of CPU[T/C]2 with assertion of CPU_STP# 0 = Free running, 1 = Stopped with CPU_STP#
1	1	CPU[T/C]1	Allow control of CPU[T/C]1 with assertion of CPU_STP# 0 = Free running, 1 = Stopped with CPU_STP#
0	1	CPU[T/C]0	Allow control of CPU[T/C]0 with assertion of CPU_STP# 0 = Free running, 1 = Stopped with CPU_STP#

Byte 5: Control Register 5

Bit	@Pup	Name	Description
7	0	SRC[T/C]	SRC[T/C] Stop Drive Mode 0 = Driven when PCI_STP# asserted, 1 = Tri-state when PCI_STP# asserted
6	0	CPU[T/C]2	CPU[T/C]2 Stop Drive Mode 0 = Driven when CPU_STP# asserted, 1 = Tri-state when CPU_STP# asserted
5	0	CPU[T/C]1	CPU[T/C]1 Stop Drive Mode 0 = Driven when CPU_STP# asserted, 1 = Tri-state when CPU_STP# asserted
4	0	CPU[T/C]0	CPU[T/C]0 Stop Drive Mode 0 = Driven when CPU_STP# asserted, 1 = Tri-state when CPU_STP# asserted
3	0	SRC[T/C]	SRC[T/C] PWRDWN Drive Mode 0 = Driven when PD asserted, 1 = Tri-state when PD asserted
2	0	CPU[T/C]2	CPU[T/C]2 PWRDWN Drive Mode 0 = Driven when PD asserted, 1 = Tri-state when PD asserted

Byte 5: Control Register 5 (continued)

Bit	@Pup	Name	Description
1	0	CPU[T/C]1	CPU[T/C]1 PWRDWN Drive Mode 0 = Driven when PD asserted, 1 = Tri-state when PD asserted
0	0	CPU[T/C]0	CPU[T/C]0 PWRDWN Drive Mode 0 = Driven when PD asserted, 1 = Tri-state when PD asserted

Byte 6: Control Register 6

Bit	@Pup	Name	Description
7	0	TEST_SEL	REF/N or Tri-state Select 0 = Tri-state, 1 = REF/N Clock
6	0	TEST_MODE	Test Clock Mode Entry Control 0 = Normal operation, 1 = REF/N or Tri-state mode,
5	1	REF1	REF0 Output Drive Strength 0 = Low, 1 = High
4	1	REF0	REF0 Output Drive Strength 0 = Low, 1 = High
3	1	PCI, PCIF and SRC clock outputs except those set to free running	SW PCI_STP Function 0=SW PCI_STP assert, 1= SW PCI_STP deassert When this bit is set to 0, all STOPPABLE PCI, PCIF, and SRC outputs will be stopped in a synchronous manner with no short pulses. When this bit is set to 1, all STOPPED PCI, PCIF, and SRC outputs will resume in a synchronous manner with no short pulses.
2	HW	FSC	FSC Reflects the value of the FSC pin sampled on power-up 0 = FSC was low during VTT_PWRGD# assertion
1	HW	FSB	FSB Reflects the value of the FSB pin sampled on power-up 0 = FSB was low during VTT_PWRGD# assertion
0	HW	FSA	FSA Reflects the value of the FSA pin sampled on power-up 0 = FSA was low during VTT_PWRGD# assertion

Byte 7: Vendor ID

Bit	@Pup	Name	Description
7	0	Revision Code Bit 3	Revision Code Bit 3
6	0	Revision Code Bit 2	Revision Code Bit 2
5	0	Revision Code Bit 1	Revision Code Bit 1
4	1	Revision Code Bit 0	Revision Code Bit 0
3	1	Vendor ID Bit 3	Vendor ID Bit 3
2	0	Vendor ID Bit 2	Vendor ID Bit 2
1	0	Vendor ID Bit 1	Vendor ID Bit 1
0	0	Vendor ID Bit 0	Vendor ID Bit 0

Byte 8: Control Register 8

Bit	@Pup	Name	Description
7	0	CPU_SS	0: -0.5% (Peak to peak) 1: -1.0% (Peak to peak)
6	0	CPU-DWN_SS	0: Down Spread 1: Center Spread
5	0	RESERVED	RESERVED, Set = 0
4	0	RESERVED	RESERVED, Set = 0
3	0	RESERVED	RESERVED, Set = 0
2	1	48M	48-MHz Output Drive Strength 0 = Low, 1 = High

Byte 8: Control Register 8 (continued)

Bit	@Pup	Name	Description
1	1	RESERVED	RESERVED, Set = 1
0	1	PCIF0	33-MHz Output Drive Strength 0 = Low, 1 = High

Byte 9: Control Register 9

Bit	@Pup	Name	Description
7	0	S3	27_96_100_SSC Spread Spectrum Selection table: S[3:0] SS% '0000' = -0.5%(Default value) '0001' = -1.0% '0010' = -1.5% '0011' = -2.0% '0100' = ±0.25% '0101' = ±0.5% '0110' = ±0.75% '0111' = ±1.0% '1000' = -0.35% '1001' = -0.68% '1010' = -1.09% '1011' = -1.425% '1100' = ±0.17% '1101' = ±0.34% '1110' = ±0.545% '1111' = ±0.712%
6	0	S2	
5	0	S1	
4	0	S0	
3	1	RESERVED	RESERVED, Set = 1
2	1	27M Spread	27-MHz Spread Output Enable 0 = Disable (Hi-Z), 1 = Enable
1	1	27M_SS/LCD100M Spread Enable	27M_SS/LCD100M Spread spectrum enable. 0 = Disable, 1 = Enable.
0	0	PCIF1	33-MHz Output Drive Strength 0 = Low, 1 = High

Byte 10: Control Register 10

Bit	@Pup	Name	Description
7	1	SRC[T/C]11	SRC[T/C]11 Output Enable 0 = Disable (Hi-Z), 1 = Enable
6	1	SRC[T/C]9	SRC[T/C]9 Output Enable 0 = Disable (Hi-Z), 1 = Enable
5	1	RESERVED	RESERVED, Set = 1
4	1	SRC[T/C]8	SRC[T/C]8 Output Enable 0 = Disable (Hi-Z), 1 = Enable
3	0	SRC[T/C]9	Allow control of SRC[T/C]9 with assertion of SW PCI_STP# 0 = Free running, 1 = Stopped with PCI_STP#
2	0	SRC[T/C]11	Allow control of SRC[T/C]11 with assertion of SW PCI_STP# 0 = Free running, 1 = Stopped with PCI_STP#
1	0	RESERVED	RESERVED, Set = 0
0	0	SRC[T/C]8	Allow control of SRC[T/C]8 with assertion of SW PCI_STP# 0 = Free running, 1 = Stopped with PCI_STP#

Byte 11: Control Register 11

Bit	@Pup	Name	Description
7	0	RESERVED	RESERVED Set = 0
6	HW	RESERVED	RESERVED
5	HW	RESERVED	RESERVED
4	HW	RESERVED	RESERVED
3	0	27MHz	27MHz (spread and non-spread) Output Drive Strength 0 = Low, 1 = High
2	0	RESERVED	RESERVED Set = 0
1	0	RESERVED	RESERVED Set = 0
0	HW	RESERVED	RESERVED

Byte 12: Control Register 12

Bit	@Pup	Name	Description
7	0	CLKREQ#A	CLKREQ#A Enable 0 = Disable 1 = Enable
6	1	CLKREQ#B	CLKREQ#B Enable 0 = Disable 1 = Enable
5	1	RESERVED	RESERVED
4	1	RESERVED	RESERVED
3	1	RESERVED	RESERVED
2	1	RESERVED	RESERVED
1	1	RESERVED	RESERVED
0	1	RESERVED	RESERVED

Byte 13: Control Register 13

Bit	@Pup	Name	Description
7	1	RESERVED	RESERVED
6	1	96/100M Clock Speed	96/100 SRC Clock Speed 0 = 96MHz 1 = 100MHz
5	1	RESERVED	RESERVED, Set = 1
4	1	RESERVED	RESERVED, Set = 1
3	1	PCI5	PCI5 (Spread and Non-spread) Output Drive Strength 0 = Low, 1 = High
2	1	PCI4	PCI4 (Spread and Non-spread) Output Drive Strength 0 = Low, 1 = High
1	1	PCI3	PCI3 (Spread and Non-spread) Output Drive Strength 0 = Low, 1 = High
0	1	PCI2	PCI2 (Spread and Non-spread) Output Drive Strength 0 = Low, 1 = High

Byte 14: Control Register 14

Bit	@Pup	Name	Description
7	1	RESERVED	RESERVED
6	0	RESERVED	RESERVED
5	0	RESERVED	RESERVED
4	0	CLKREQ#A	SRC[T/C]5 Control 0 = SRC[T/C]5 not stoppable by CLKREQ#A 1 = SRC[T/C]5 stoppable by CLKREQ#A

Byte 14: Control Register 14 (continued)

Bit	@Pup	Name	Description
3	0	CLKREQ#A	SRC[T/C]4 Control 0 = SRC[T/C]4 not stoppable by CLKREQ#A 1 = SRC[T/C]4 stoppable by CLKREQ#A
2	0	CLKREQ#A	SRC[T/C]3 Control 0 = SRC[T/C]3 not stoppable by CLKREQ#A 1 = SRC[T/C]3 stoppable by CLKREQ#A
1	0	CLKREQ#A	SRC[T/C]2 Control 0 = SRC[T/C]2 not stoppable by CLKREQ#A 1 = SRC[T/C]2 stoppable by CLKREQ#A
0	0	CLKREQ#A	SRC[T/C]1 Control 0 = SRC[T/C]1 not stoppable by CLKREQ#A 1 = SRC[T/C]1 stoppable by CLKREQ#A

Byte 15: Control Register 15

Bit	@Pup	Name	Description
7	1	CLKREQ#B	SRC[T/C]8 Control 0 = SRC[T/C]8 not stoppable by CLKREQ#B 1 = SRC[T/C]8 stoppable by CLKREQ#B
6	0	RESERVED	RESERVED
5	0	RESERVED	RESERVED
4	0	CLKREQ#B	SRC[T/C]5 Control 0 = SRC[T/C]5 not stoppable by CLKREQ#B 1 = SRC[T/C]5 stoppable by CLKREQ#B
3	0	CLKREQ#B	SRC[T/C]4 Control 0 = SRC[T/C]4 not stoppable by CLKREQ#B 1 = SRC[T/C]4 stoppable by CLKREQ#B
2	0	CLKREQ#B	SRC[T/C]3 Control 0 = SRC[T/C]3 not stoppable by CLKREQ#B 1 = SRC[T/C]3 stoppable by CLKREQ#B
1	0	CLKREQ#B	SRC[T/C]2 Control 0 = SRC[T/C]2 not stoppable by CLKREQ#B 1 = SRC[T/C]2 stoppable by CLKREQ#B
0	0	CLKREQ#B	SRC[T/C]1 Control 0 = SRC[T/C]1 not stoppable by CLKREQ#B 1 = SRC[T/C]1 stoppable by CLKREQ#B

Table 5. Crystal Recommendations


Frequency (Fund)	Cut	Loading	Load Cap	Drive (max.)	Shunt Cap (max.)	Motional (max.)	Tolerance (max.)	Stability (max.)	Aging (max.)
14.31818 MHz	AT	Parallel	20 pF	0.1 mW	5 pF	0.016 pF	35 ppm	30 ppm	5 ppm

The CY28443-3 requires a Parallel Resonance Crystal. Substituting a series resonance crystal will cause the CY28443-3 to operate at the wrong frequency and violate the ppm specification. For most applications there is a 300-ppm frequency shift between series and parallel crystals due to incorrect loading.

Crystal Loading


Crystal loading plays a critical role in achieving low ppm performance. To realize low ppm performance, the total capacitance the crystal will see must be considered to calculate the appropriate capacitive loading (CL).

The following diagram shows a typical crystal configuration using the two trim capacitors. An important clarification for the following discussion is that the trim capacitors are in series with the crystal not parallel. It's a common misconception that load capacitors are in parallel with the crystal and should be approximately equal to the load capacitance of the crystal. This is not true.


Figure 1. Crystal Capacitive Clarification

Calculating Load Capacitors

In addition to the standard external trim capacitors, trace capacitance and pin capacitance must also be considered to correctly calculate crystal loading. As mentioned previously, the capacitance on each side of the crystal is in series with the crystal. This means the total capacitance on each side of the crystal must be twice the specified crystal load capacitance (CL). While the capacitance on each side of the crystal is in series with the crystal, trim capacitors (Ce1,Ce2) should be calculated to provide equal capacitive loading on both sides.


Figure 2. Crystal Loading Example

Use the following formulas to calculate the trim capacitor values for Ce1 and Ce2.

Load Capacitance (each side)

$$C_e = 2 * CL - (C_s + C_i)$$

Total Capacitance (as seen by the crystal)

$$CL_e = \frac{1}{\left(\frac{1}{C_{e1} + C_{s1} + C_{i1}} + \frac{1}{C_{e2} + C_{s2} + C_{i2}} \right)}$$

- CL.....Crystal load capacitance
- CLe..... Actual loading seen by crystal using standard value trim capacitors
- Ce..... External trim capacitors
- Cs..... Stray capacitance (terraced)
- Ci Internal capacitance (lead frame, bond wires etc.)

CLK_REQ[0:1]# Description

The CLKREQ#[A:B] signals are active LOW inputs used for clean enabling and disabling selected SRC outputs. The outputs controlled by CLKREQ#[A:B] are determined by the settings in register byte 8. The CLKREQ# signal is a de-bounced signal in that its state must remain unchanged during two consecutive rising edges of SRCC to be recognized as a valid assertion or deassertion. (The assertion and deassertion of this signal is absolutely asynchronous.)

CLK_REQ[A:B]# Assertion (CLKREQ# -> LOW)

All differential outputs that were stopped are to resume normal operation in a glitch-free manner. The maximum latency from the assertion to active outputs is between 2–6 SRC clock periods (2 clocks are shown) with all SRC outputs resuming

simultaneously. All stopped SRC outputs must be driven HIGH within 10 ns of CLKREQ#[1:0] deassertion to a voltage greater than 200 mV.

CLK_REQ#[A:B]# Deassertion (CLKREQ# -> HIGH)

The impact of deasserting the CLKREQ#[A:B] pins is all SRC outputs that are set in the control registers to stoppable via deassertion of CLKREQ#[A:B] are to be stopped after their next transition. The final state of all stopped DIF signals is LOW, both SRCT clock and SRCC clock outputs will not be driven.

PD (Power-down) Clarification

The VTT_PWRGD# /PD pin is a dual-function pin. During initial power-up, the pin functions as VTT_PWRGD#. Once VTT_PWRGD# has been sampled LOW by the clock chip, the pin assumes PD functionality. The PD pin is an asynchronous active HIGH input used to shut off all clocks cleanly prior to shutting off power to the device. This signal is synchronized internal to the device prior to powering down the clock synthesizer. PD is also an asynchronous input for powering up the system. When PD is asserted HIGH, all clocks need to be driven to a low value and held prior to turning off the VCOs and the crystal oscillator.

PD (Power-down) Assertion

When PD is sampled HIGH by two consecutive rising edges of CPUC, all single-ended outputs will be held LOW on their next HIGH-to-LOW transition and differential clocks must held high or tri-stated (depending on the state of the control register

drive mode bit) on the next diff clock# HIGH-to-LOW transition within 4 clock periods. When the SMBus PD drive mode bit corresponding to the differential (CPU, SRC, and DOT) clock output of interest is programmed to '0', the clock outputs are held with the "Diff clock" pin driven HIGH at $2 \times I_{ref}$, and "Diff clock#" tri-state. If the control register PD drive mode bit corresponding to the output of interest is programmed to "1", then both the "Diff clock" and the "Diff clock#" are tri-state. Note the example in *Figure 4* shows CPUT = 133 MHz and PD drive mode = '1' for all differential outputs. This diagram and description is applicable to valid CPU frequencies 100, 133, 166, and 200 MHz. In the event that PD mode is desired as the initial power-on state, PD must be asserted HIGH in less than 10 μ s after asserting Vtt_PwrGd#. It should be noted that 96_100_SSC will follow the DOT waveform is selected for 96 MHz and the SRC waveform when in 100-MHz mode.

PD Deassertion

The power-up latency is less than 1.8 ms. This is the time from the deassertion of the PD pin or the ramping of the power supply until the time that stable clocks are output from the clock chip. All differential outputs stopped in a three-state condition resulting from power down will be driven high in less than 300 μ s of PD deassertion to a voltage greater than 200 mV. After the clock chip's internal PLL is powered up and locked, all outputs will be enabled within a few clock cycles of each other. *Figure 5* is an example showing the relationship of clocks coming up. It should be noted that 96_100_SSC will follow the DOT waveform is selected for 96 MHz and the SRC waveform when in 100-MHz mode.




Figure 3. CLK_REQ#[A:B] Deassertion/Assertion Waveform




Figure 5. Power-down Deassertion Timing Waveform




Figure 4. Power-down Assertion Timing Waveform

CPU_STP# Assertion

The CPU_STP# signal is an active LOW input used for synchronous stopping and starting the CPU output clocks while the rest of the clock generator continues to function. When the CPU_STP# pin is asserted, all CPU outputs that are set with the SMBus configuration to be stoppable via assertion of CPU_STP# will be stopped within two–six CPU clock periods after being sampled by two rising edges of the internal CPUC clock. The final states of the stopped CPU signals are CPUT = HIGH and CPUC = LOW. There is no change to the output drive current values during the stopped state. The

CPUT is driven HIGH with a current value equal to $6 \times (I_{ref})$, and the CPUC signal will be tri-stated.

CPU_STP# Deassertion

The deassertion of the CPU_STP# signal will cause all CPU outputs that were stopped to resume normal operation in a synchronous manner. Synchronous manner meaning that no short or stretched clock pulses will be produce when the clock resumes. The maximum latency from the deassertion to active outputs is no more than two CPU clock cycles.




Figure 6. CPU_STP# Assertion Waveform




Figure 7. CPU_STP# Deassertion Waveform




Figure 8. CPU_STP# = Driven, CPU_PD = Driven, DOT_PD = Driven




Figure 9. CPU_STP# = Tri-state, CPU_PD = Tri-state, DOT_PD = Tri-state

PCI_STP# Assertion

The PCI_STP# signal is an active LOW input used for synchronous stopping and starting the PCI outputs while the rest of the clock generator continues to function. The set-up time for capturing PCI_STP# going LOW is 10 ns (t_{SU}). (See Figure 10.) The PCIF clocks will not be affected by this pin if their corresponding control bit in the SMBus register is set to allow them to be free running.

PCI_STP# Deassertion

The deassertion of the PCI_STP# signal will cause all PCI and stoppable PCIF clocks to resume running in a synchronous manner within two PCI clock periods after PCI_STP# transitions to a high level.







Figure 10. PCI_STP# Assertion Waveform


Figure 11. PCI_STP# Deassertion Waveform

Figure 12. VTT_PWRGD# Timing Diagram

Figure 13. Clock Generator Power-up/Run State Diagram

Absolute Maximum Conditions

Parameter	Description	Condition	Min.	Max.	Unit
V _{DD}	Core Supply Voltage		-0.5	4.6	V
V _{DD_A}	Analog Supply Voltage		-0.5	4.6	V
V _{IN}	Input Voltage	Relative to V _{SS}	-0.5	V _{DD} + 0.5	VDC
T _S	Temperature, Storage	Non-functional	-65	150	°C
T _A	Temperature, Operating Ambient	Functional	0	85	°C
T _J	Temperature, Junction	Functional	-	150	°C
∅ _{JC}	Dissipation, Junction to Case	Mil-STD-883E Method 1012.1	-	20	°C/W
∅ _{JA}	Dissipation, Junction to Ambient	JEDEC (JESD 51)	-	60	°C/W
ESD _{HBM}	ESD Protection (Human Body Model)	MIL-STD-883, Method 3015	2000	-	V
UL-94	Flammability Rating	At 1/8 in.	V-0		
MSL	Moisture Sensitivity Level		1		

Multiple Supplies: The Voltage on any input or I/O pin cannot exceed the power pin during power-up. Power supply sequencing is NOT required.

DC Electrical Specifications

Parameter	Description	Condition	Min.	Max.	Unit
All V _{DDs}	3.3V Operating Voltage	3.3 ± 5%	3.135	3.465	V
V _{IL12C}	Input Low Voltage	SDATA, SCLK	-	1.0	V
V _{IH12C}	Input High Voltage	SDATA, SCLK	2.2	-	V
V _{IL_FS}	FS_[A,B] Input Low Voltage		V _{SS} - 0.3	0.35	V
V _{IH_FS}	FS_[A,B] Input High Voltage		0.7	V _{DD} + 0.5	V
V _{ILFS_C}	FS_C Input Low Voltage		V _{SS} - 0.3	0.35	V
V _{IMFS_C}	FS_C Input Middle Voltage	Typical	0.9	1.7	V
V _{IHFS_C}	FS_C Input High Voltage	Typical	2.3	V _{DD} + 0.5	V
V _{IL}	3.3V Input Low Voltage		V _{SS} - 0.3	0.8	V
V _{IH}	3.3V Input High Voltage		2.0	V _{DD} + 0.3	V
I _{IL}	Input Low Leakage Current	Except internal pull-up resistors, 0 < V _{IN} < V _{DD}	-5	5	μA
I _{IH}	Input High Leakage Current	Except internal pull-down resistors, 0 < V _{IN} < V _{DD}	-	5	μA
V _{OL}	3.3V Output Low Voltage	I _{OL} = 1 mA	-	0.4	V
V _{OH}	3.3V Output High Voltage	I _{OH} = -1 mA	2.4	-	V
I _{OZ}	High-impedance Output Current		-10	10	μA
C _{IN}	Input Pin Capacitance		3	5	pF
C _{OUT}	Output Pin Capacitance		3	6	pF
L _{IN}	Pin Inductance		-	7	nH
V _{XIH}	Xin High Voltage		0.7V _{DD}	V _{DD}	V
V _{XIL}	Xin Low Voltage		0	0.3V _{DD}	V
I _{DD3.3V}	Dynamic Supply Current	At max load in low drive mode per <i>Figure 14</i> @133 MHz	-	300	mA
I _{PD3.3V}	Power-down Supply Current	PD asserted, Outputs Driven	-	70	mA
I _{PD3.3V}	Power-down Supply Current	PD asserted, Outputs Tri-state	-	5	mA

AC Electrical Specifications

Parameter	Description	Condition	Min.	Max.	Unit
Crystal					
T _{DC}	XIN Duty Cycle	The device will operate reliably with input duty cycles up to 30/70 but the REF clock duty cycle will not be within specification	47.5	52.5	%
T _{PERIOD}	XIN Period	When XIN is driven from an external clock source	69.841	71.0	ns
T _R / T _F	XIN Rise and Fall Times	Measured between 0.3V _{DD} and 0.7V _{DD}	–	10.0	ns
T _{CCJ}	XIN Cycle to Cycle Jitter	As an average over 1-μs duration	–	500	ps
L _{ACC}	Long-term Accuracy	Measured at crossing point V _{OX}	–	300	ppm
CPU at 0.7V					
T _{DC}	CPUT and CPUC Duty Cycle	Measured at crossing point V _{OX}	45	55	%
T _{PERIOD}	100-MHz CPUT and CPUC Period	Measured at crossing point V _{OX}	9.997001	10.00300	ns
T _{PERIOD}	133-MHz CPUT and CPUC Period	Measured at crossing point V _{OX}	7.497751	7.502251	ns
T _{PERIOD}	166-MHz CPUT and CPUC Period	Measured at crossing point V _{OX}	5.998201	6.001801	ns
T _{PERIOD}	200-MHz CPUT and CPUC Period	Measured at crossing point V _{OX}	4.998500	5.001500	ns
T _{PERIODSS}	100-MHz CPUT and CPUC Period, SSC	Measured at crossing point V _{OX}	9.997001	10.05327	ns
T _{PERIODSS}	133-MHz CPUT and CPUC Period, SSC	Measured at crossing point V _{OX}	7.497751	7.539950	ns
T _{PERIODSS}	166-MHz CPUT and CPUC Period, SSC	Measured at crossing point V _{OX}	5.998201	6.031960	ns
T _{PERIODSS}	200-MHz CPUT and CPUC Period, SSC	Measured at crossing point V _{OX}	4.998500	5.026634	ns
T _{PERIODAbs}	100-MHz CPUT and CPUC Absolute period	Measured at crossing point V _{OX}	9.912001	10.08800	ns
T _{PERIODAbs}	133-MHz CPUT and CPUC Absolute period	Measured at crossing point V _{OX}	7.412751	7.587251	ns
T _{PERIODAbs}	166-MHz CPUT and CPUC Absolute period	Measured at crossing point V _{OX}	5.913201	6.086801	ns
T _{PERIODAbs}	200-MHz CPUT and CPUC Absolute period	Measured at crossing point V _{OX}	4.913500	5.086500	ns
T _{PERIODSSAbs}	100-MHz CPUT and CPUC Absolute period, SSC	Measured at crossing point V _{OX}	9.912001	10.13827	ns
T _{PERIODSSAbs}	133-MHz CPUT and CPUC Absolute period, SSC	Measured at crossing point V _{OX}	7.412751	7.624950	ns
T _{PERIODSSAbs}	166-MHz CPUT and CPUC Absolute period, SSC	Measured at crossing point V _{OX}	5.913201	6.116960	ns
T _{PERIODSSAbs}	200-MHz CPUT and CPUC Absolute period, SSC	Measured at crossing point V _{OX}	4.913500	5.111634	ns
T _{CCJ}	CPUT/C Cycle to Cycle Jitter	Measured at crossing point V _{OX}	–	85 ^[1]	ps
T _{CCJ2}	CPU2_ITP Cycle to Cycle Jitter	Measured at crossing point V _{OX}	–	125 ^[1]	ps
L _{ACC}	Long-term Accuracy	Measured at crossing point V _{OX}	–	300	ppm
T _{SKEW}	CPU1 to CPU0 Clock Skew	Measured at crossing point V _{OX}	–	100	ps
T _{SKEW2}	CPU2_ITP to CPU0 Clock Skew	Measured at crossing point V _{OX}	–	150	ps
T _R / T _F	CPUT and CPUC Rise and Fall Time	Measured from V _{OL} = 0.175 to V _{OH} = 0.525V	175	700	ps
T _{RFM}	Rise/Fall Matching	Determined as a fraction of 2*(T _R – T _F)/(T _R + T _F)	–	20	%
ΔT _R	Rise Time Variation		–	125	ps
ΔT _F	Fall Time Variation		–	125	ps
V _{HIGH}	Voltage High	Math averages <i>Figure 16</i>	660	850	mV
V _{LOW}	Voltage Low	Math averages <i>Figure 16</i>	–150	–	mV

AC Electrical Specifications (continued)

Parameter	Description	Condition	Min.	Max.	Unit
V _{OX}	Crossing Point Voltage at 0.7V Swing		250	550	mV
V _{OVS}	Maximum Overshoot Voltage		–	V _{HIGH} + 0.3	V
V _{UDS}	Minimum Undershoot Voltage		–0.3	–	V
V _{RB}	Ring Back Voltage	See Figure 16. Measure SE	–	0.2	V
SRC					
T _{DC}	SRCT and SRCC Duty Cycle	Measured at crossing point V _{OX}	45	55	%
T _{PERIOD}	100-MHz SRCT and SRCC Period	Measured at crossing point V _{OX}	9.997001	10.00300	ns
T _{PERIODSS}	100-MHz SRCT and SRCC Period, SSC	Measured at crossing point V _{OX}	9.997001	10.05327	ns
T _{PERIODAbs}	100-MHz SRCT and SRCC Absolute Period	Measured at crossing point V _{OX}	9.872001	10.12800	ns
T _{PERIODSSAbs}	100-MHz SRCT and SRCC Absolute Period, SSC	Measured at crossing point V _{OX}	9.872001	10.17827	ns
T _{SKEW}	Any SRCT/C to SRCT/C Clock Skew	Measured at crossing point V _{OX}	–	250	ps
T _{CCJ}	SRCT/C Cycle to Cycle Jitter	Measured at crossing point V _{OX}	–	125 ^[1]	ps
L _{ACC}	SRCT/C Long Term Accuracy	Measured at crossing point V _{OX}	–	300	ppm
T _R / T _F	SRCT and SRCC Rise and Fall Time	Measured from V _{OL} = 0.175 to V _{OH} = 0.525V	175	700	ps
T _{RFM}	Rise/Fall Matching	Determined as a fraction of 2*(T _R – T _F)/(T _R + T _F)	–	20	%
ΔT _R	Rise Time Variation		–	125	ps
ΔT _F	Fall Time Variation		–	125	ps
V _{HIGH}	Voltage High	Math averages Figure 16	660	850	mV
V _{LOW}	Voltage Low	Math averages Figure 16	–150	–	mV
V _{OX}	Crossing Point Voltage at 0.7V Swing		250	550	mV
V _{OVS}	Maximum Overshoot Voltage		–	V _{HIGH} + 0.3	V
V _{UDS}	Minimum Undershoot Voltage		–0.3	–	V
V _{RB}	Ring Back Voltage	See Figure 16. Measure SE	–	0.2	V
96_100_SSC/SRC0 at 0.7V					
T _{DC}	SSCT and SSCC Duty Cycle	Measured at crossing point V _{OX}	45	55	%
T _{PERIOD}	100-MHz SSCT and SSCC Period	Measured at crossing point V _{OX}	9.997001	10.00300	ns
T _{PERIODSS}	100-MHz SSCT and SSCC Period, SSC	Measured at crossing point V _{OX}	9.997001	10.05327	ns
T _{PERIODAbs}	100-MHz SSCT and SSCC Absolute Period	Measured at crossing point V _{OX}	9.872001	10.12800	ns
T _{PERIODSSAbs}	100-MHz SRCT and SRCC Absolute Period, SSC	Measured at crossing point V _{OX}	9.872001	10.17827	ns
T _{PERIOD}	96-MHz SSCT and SSCC Period	Measured at crossing point V _{OX}	10.41354	10.41979	ns
T _{PERIODSS}	96-MHz SSCT and SSCC Period, SSC	Measured at crossing point V _{OX}	10.41354	10.47215	ns
T _{PERIODAbs}	96-MHz SSCT and SSCC Absolute Period	Measured at crossing point V _{OX}	10.16354	10.66979	ns
T _{PERIODSSAbs}	96-MHz SRCT and SRCC Absolute Period, SSC	Measured at crossing point V _{OX}	10.16354	10.72266	ns
T _{CCJ}	SSCT/C Cycle to Cycle Jitter	Measured at crossing point V _{OX}	–	140	ps
L _{ACC}	SSCT/C Long Term Accuracy	Measured at crossing point V _{OX}	–	300	ppm

Note:

1. Measured with one REF on.

AC Electrical Specifications (continued)

Parameter	Description	Condition	Min.	Max.	Unit
T_R / T_F	SSCT and SSCC Rise and Fall Time	Measured from $V_{OL} = 0.175$ to $V_{OH} = 0.525V$	175	700	ps
T_{RFM}	Rise/Fall Matching	Determined as a fraction of $2*(T_R - T_F)/(T_R + T_F)$	–	20	%
ΔT_R	Rise Time Variation		–	125	ps
ΔT_F	Fall Time Variation		–	125	ps
V_{HIGH}	Voltage High	Math averages <i>Figure 16</i>	660	850	mV
V_{LOW}	Voltage Low	Math averages <i>Figure 16</i>	–150	–	mV
V_{OX}	Crossing Point Voltage at 0.7V Swing		250	550	mV
V_{OVS}	Maximum Overshoot Voltage		–	$V_{HIGH} + 0.3$	V
V_{UDS}	Minimum Undershoot Voltage		–0.3	–	V
V_{RB}	Ring Back Voltage	See <i>Figure 16</i> . Measure SE	–	0.2	V
PCI/PCIF at 3.3V					
T_{DC}	PCI Duty Cycle	Measurement at 1.5V	45	55	%
T_{PERIOD}	Spread Disabled PCIF/PCI Period	Measurement at 1.5V	29.99100	30.00900	ns
$T_{PERIODSS}$	Spread Enabled PCIF/PCI Period, SSC	Measurement at 1.5V	29.9910	30.15980	ns
$T_{PERIODAbs}$	Spread Disabled PCIF/PCI Period	Measurement at 1.5V	29.49100	30.50900	ns
$T_{PERIODSSAbs}$	Spread Enabled PCIF/PCI Period, SSC	Measurement at 1.5V	29.49100	30.65980	ns
T_{HIGH}	PCIF and PCI high time	Measurement at 2.4V	12.0	–	ns
T_{LOW}	PCIF and PCI low time	Measurement at 0.4V	12.0	–	ns
T_R / T_F	PCIF/PCI rising and falling Edge Rate	Measured between 0.8V and 2.0V	1.0	4.0	V/ns
T_{SKEW}	Any PCI clock to Any PCI clock Skew	Measurement at 1.5V	–	500	ps
T_{CCJ}	PCIF and PCI Cycle to Cycle Jitter	Measurement at 1.5V	–	500 ^[2]	ps
L_{ACC}	PCIF/PCI Long Term Accuracy	Measured at crossing point V_{OX}	–	300	ppm
DOT96 at 0.7V					
T_{DC}	DOT96T and DOT96C Duty Cycle	Measured at crossing point V_{OX}	45	55	%
T_{PERIOD}	DOT96T and DOT96C Period	Measured at crossing point V_{OX}	10.41354	10.41979	ns
$T_{PERIODAbs}$	DOT96T and DOT96C Absolute Period	Measured at crossing point V_{OX}	10.16354	10.66979	ns
T_{CCJ}	DOT96T/C Cycle to Cycle Jitter	Measured at crossing point V_{OX}	–	250	ps
L_{ACC}	DOT96T/C Long Term Accuracy	Measured at crossing point V_{OX}	–	300	ppm
T_R / T_F	DOT96T and DOT96C Rise and Fall Time	Measured from $V_{OL} = 0.175$ to $V_{OH} = 0.525V$	175	700	ps
T_{RFM}	Rise/Fall Matching	Determined as a fraction of $2*(T_R - T_F)/(T_R + T_F)$	–	20	%
ΔT_R	Rise Time Variation		–	125	ps
ΔT_F	Fall Time Variation		–	125	ps
V_{HIGH}	Voltage High	Math averages <i>Figure 16</i>	660	850	mV
V_{LOW}	Voltage Low	Math averages <i>Figure 16</i>	–150	–	mV
V_{OX}	Crossing Point Voltage at 0.7V Swing		250	550	mV
V_{OVS}	Maximum Overshoot Voltage		–	$V_{HIGH} + 0.3$	V
V_{UDS}	Minimum Undershoot Voltage		–0.3	–	V
V_{RB}	Ring Back Voltage	See <i>Figure 16</i> . Measure SE	–	0.2	V

Note:

2. Measured in Low drive mode.

AC Electrical Specifications (continued)

Parameter	Description	Condition	Min.	Max.	Unit
48_M at 3.3V					
T _{DC}	Duty Cycle	Measurement at 1.5V	45	55	%
T _{PERIOD}	Period	Measurement at 1.5V	20.83125	20.83542	ns
T _{PERIODAbs}	Absolute Period	Measurement at 1.5V	20.48125	21.18542	ns
T _{HIGH}	48_M High time	Measurement at 2.4V	8.094	10.036	ns
T _{LOW}	48_M Low time	Measurement at 0.4V	7.694	9.836	ns
T _R / T _F	Rising and Falling Edge Rate	Measured between 0.8V and 2.0V	1.0	2.0	V/ns
T _{CCJ}	Cycle to Cycle Jitter	Measurement at 1.5V	–	350	ps
L _{ACC}	48M Long Term Accuracy	Measured at crossing point V _{OX}	–	100	ppm
27_M at 3.3V					
T _{DC}	Duty Cycle	Measurement at 1.5V	45	55	%
T _{PERIOD}	Spread Disabled 27M Period	Measurement at 1.5V	27.000	27.0547	ns
	Spread Enabled 27M Period	Measurement at 1.5V	27.000	27.0547	
T _{HIGH}	27_M High time	Measurement at 2.0V	10.5	–	ns
T _{LOW}	27_M Low time	Measurement at 0.8V	10.5	–	ns
T _R / T _F	Rising and Falling Edge Rate	Measured between 0.8V and 2.0V	1.0	4.0	V/ns
T _{CCJ}	Cycle to Cycle Jitter	Measurement at 1.5V	–	500	ps
L _{ACC}	27_M Long Term Accuracy	Measured at crossing point V _{OX}	–	50	ppm
REF at 3.3V					
T _{DC}	REF Duty Cycle	Measurement at 1.5V	45	55	%
T _{PERIOD}	REF Period	Measurement at 1.5V	69.8203	69.8622	ns
T _{PERIODAbs}	REF Absolute Period	Measurement at 1.5V	68.82033	70.86224	ns
T _R / T _F	REF Rising and Falling Edge Rate	Measured between 0.8V and 2.0V	1.0	4.0	V/ns
T _{SKEW}	REF Clock to REF Clock	Measurement at 1.5V	–	500	ps
T _{CCJ}	REF Cycle to Cycle Jitter	Measurement at 1.5V	–	1000	ps
L _{ACC}	Long Term Accuracy	Measurement at 1.5V	–	300	ppm
ENABLE/DISABLE and SET-UP					
T _{STABLE}	Clock Stabilization from Power-up		–	1.8	ms
T _{SS}	Stopclock Set-up Time		10.0	–	ns

Test and Measurement Set-up
For PCI Single-ended Signals and Reference

The following diagram shows test load configurations for the single-ended PCI, USB, and REF output signals.




Figure 14. Single-ended Load Configuration Low Drive Option




Figure 15. Single-ended Load Configuration High Drive Option

The following diagram shows the test load configuration for the differential CPU and SRC outputs.




Figure 16. 0.7V Differential Load Configuration





Figure 17. Single-ended Output Signals (for AC Parameters Measurement)

Ordering Information


Part Number	Package Type	Product Flow
Lead-free		
CY28443OXC-3	56-pin SSOP	Commercial, 0° to 85°C
CY28443OXC-3T	56-pin SSOP – Tape and Reel	Commercial, 0° to 85°C
CY28443ZXC-3	56-pin TSSOP	Commercial, 0° to 85°C
CY28443ZXC-3T	56-pin TSSOP – Tape and Reel	Commercial, 0° to 85°C

Package Diagrams

56-Lead Thin Shrunk Small Outline Package, Type II (6 mm x 12 mm) Z56



56-Lead Shrunk Small Outline Package O56



While SLI has reviewed all information herein for accuracy and reliability, Spectra Linear Inc. assumes no responsibility for the use of any circuitry or for the infringement of any patents or other rights of third parties which would result from each use. This product is intended for use in normal commercial applications and is not warranted nor is it intended for use in life support, critical medical instruments, or any other application requiring extended temperature range, high reliability, or any other extraordinary environmental requirements unless pursuant to additional processing by Spectra Linear Inc., and expressed written agreement by Spectra Linear Inc. Spectra Linear Inc. reserves the right to change any circuitry or specification without notice.