

Agilent HMMC-3102 DC-16 GHz Packaged Divide-by-2 Prescaler

HMMC-3102-TR1 - 7" diameter reel/500 each HMMC-3102-BLK - Bubble strip/10 each Data Sheet

Description

The HMMC-3102 is a packaged GaAs HBT MMIC prescaler which offers dc to 16 GHz frequency translation for use in communications and EW systems incorporating high-frequency PLL oscillator circuits and signal-path down conversion applications. The prescaler provides a large input power sensitivity window and low phase noise.



Package Type: SOIC-8 Plastic
Package Dimensions: 4.9 x 3.9 mm typ
Package Thickness: 1.55 mm typ
Lead Pitch: 1.25 mm nom
Lead Width: 0.42 mm nom

Features

- Wide Frequency Range: 0.2–16 GHz
- High Input Power Sensitivity: On-chip pre- and post-amps -20 to +10 dBm (1–10 GHz)
 - -15 to +10 dBm (10-12 GHz)
 - -10 to +5 dBm (12–15 GHz)
- P_{out} : +6 dBm (0.99 V_{p-p}) will drive ECL
- Low Phase Noise:
 -153 dBc/Hz @ 100 kHz Offset
- (+) or (-) Single Supply Bias with wide range:
 - 4.5 to 6.5 V
- Differential I/O with on—chip 50Ω matching

Absolute Maximum Ratings¹ (@ T_{Δ} = +25 °C, unless otherwise stated)

Symbol	Parameters/Conditions	Min	Max	Units
V _{cc}	Bias Supply Voltage		+7	volts
V _{EE}	Bias Supply Voltage	-7		volts
V _{CC} - V _{EE}	Bias Supply Delta		+7	volts
V_{Logic}	Logic Threshold Voltage	V _{cc} - 1.5	V _{cc} -1.2	volts
P _{in(CW)}	CW RF Input Power		+10	dBm
V_{RFin}	DC Input Voltage (@ RFin or \overline{RF}_{in} Ports)		V _{cc} ±0.5	volts
T _{BS} ²	Backside Operating Temperature	-40	+85	°C
T _{st}	Storage Temperature	-65	+165	°C
T_{max}	Maximum Assembly Temperature (60 seconds max)		310	°C

- 1. Operation in excess of any parameter limit (except T_{BS}) may cause permanent damage to the device.
- 2. MTTF >1 x 10^6 hours @ T_{BS} \leq 85°C. Operation in excess of maximum operating temperature (T_{BS}) will degrade MTTF.



DC Specifications/Physical Properties (TA= +25 °C, V_{CC} - V_{EE} = 5.0 volts, unless otherwise listed)

Symbol	Parameters/Conditions	Min	Тур	Max	Units
V _{CC} - V _{EE}	Operating bias supply difference ¹	4.5	5.0	6.5	volts
I _{CC} or I _{EE}	Bias supply current	68	80	92	mA
$V_{RFin(q)}$ $V_{RFout(q)}$	Quiescent dc voltage appearing at all RF ports		V _{cc}		volts
V _{Logic}	Nominal ECL Logic Level (V_{Logic} contact self-bias voltage, generated on-chip)	V _{cc} -1.45	V _{cc} -1.35	V _{cc} -1.25	volts

 $^{1.\,}Prescaler\,will\,operate\,over\,full\,specified\,supply\,voltage\,range.\,V_{CC}\,or\,V_{EE}\,not\,to\,exceed\,limits\,specified\,in\,Absolute\,Maximum\,Ratings\,section.$

RF Specifications

(T_A= +25 °C, Z₀ = 50 Ω , V_{CC} - V_{EE} = 5.0 volts)

Symbol	Parameters/Conditions	Min	Тур	Max	Units
$f_{in(max)}$	Maximum input frequency of operation	16	18		GHz
$f_{ m in(min)}$	Minimum input frequency of operation $(P_{in} = -10 \text{ dBm})$		0.2	0.5	GHz
$f_{ t Sel ext{-Osc.}}$	Output Self-Oscillation Frequency ²		3.4		GHz
P _{in}	@ dc, (Square-wave input)	-15	>-25	+10	dBm
	@ $f_{\rm in}$ = 500 MHz, (Sine-wave input)	-15	>-20	+10	dBm
	f _{in} = 1 to 8 GHz	-15	>-25	+10	dBm
	f _{in} = 8 to 10 GHz	-10	>-15	+10	dBm
	f _{in} = 10 to 12 GHz	-4	>-10	+4	dBm
RL	Small-Signal Input/Output Return Loss (@ $f_{\rm in}$ <10 GHz)		15		dB
S ₁₂	Small-Signal Reverse Isolation (@ $f_{\rm in}$ <10 GHz)		30		dB
$arPhi_{N}$	SSB Phase noise (@ P_{in} = 0 dBm, 100 KHz offset from a f_{ou} t = 1.2 GHz Carrier)		-153		dBc/Hz
Jitter	Input signal time variation @ zero-crossing ($f_{\rm in}$ = 10 GHz, $P_{\rm in}$ = -10 dBm)		1		ps
T _r or T _f	Output transition time (10% to 90% rise/fall time)		70		ps
P _{out} ³	@ f _{out} < 1 GHz	4	6		dBm
	@ $f_{\text{out}} = 2.5 \text{ GHz}$	3.5	5.5		dBm
	@ $f_{\text{out}} = 3.0 \text{ GHz}$	0	2.0		dBm
V _{out(p-p)} ⁴	@ f _{out} < 1 GHz		0.99		volts
	@ $f_{\text{out}} = 2.5 \text{ GHz}$		0.94		volts
	@ $f_{\text{out}} = 3.0 \text{ GHz}$		0.63		volts
P _{Spitback}	$f_{ m out}$ power level appearing at ${ m RF}_{ m in}$ or ${ m \overline{RF}}_{ m out}$ (@ $f_{ m in}$ 10 GHz, Unused RF $_{ m out}$ or ${ m \overline{RF}}_{ m out}$ unterminated)		-40		dBm
	$f_{ m out}$ power level appearing at ${ m RF}_{ m in}$ or ${ m \overline{RF}}_{ m out}$ (@ $f_{ m in}$ 10 GHz, Both RF $_{ m out}$ or ${ m \overline{RF}}_{ m out}$ unterminated)		-47		dBm
P _{feedthru}	Power level of $f_{\rm in}$ appearing at RF _{out} or $\overline{\rm RF}_{\rm out}$ (@ $f_{\rm in}$ = 12 GHz, Pin = 0 dBm, Referred to P _{in} ($f_{\rm in}$))		-23		dBc
H ₂	Second harmonic distortion output level (@ f_{out} = 3.0 GHz, Referred to P_{out} (f_{out}))		-25		dBc

 $^{1. \}quad \text{For sine-wave input signal. Prescaler will operate down to dc for square-wave input signal. Min. divide frequency limited by input slew rate.} \\$

^{2.} Prescaler can exhibit this output signal under bias in the absence of an RF input signal. This condition can be eliminated by use of the Input dc offset technique described on page 4.

^{3.} Fundamental of output square wave's Fourier Series.

^{4.} Square wave amplitude calculated from P_{out} .

Applications

The HMMC-3102 is designed for use in high frequency communications, microwave instrumentation, and EW radar systems where low phase-noise PLL control circuitry or broadband frequency translation is required.

Operation

The device is designed to operate when driven with either a single-ended or differential sinusoidal input signal over a 200 MHz to 16 GHz bandwidth. Below 200 MHz the prescaler input is "slew-rate" limited, requiring fast rising and falling edge speeds to properly divide. The device will operate at frequencies down to dc when driven with a square-wave.

Due to the presence of an off-chip RF-bypass capacitor inside the package (connected to the $V_{\rm CC}$ contact on the device), and the unique design of the device itself, the component may be biased from either a single positive or single negative supply bias. The backside of the package is not dc connected to any dc bias point on the device.

For positive supply operation, V_{CC} pins are nominally biased at any voltage in the +4.5 to +6.5 volt range with pin 8 (V_{EE}) grounded. For negative bias operation V_{CC} pins are typically grounded and a negative voltage between -4.5 to -6.5 volts is applied to pin 8 (V_{EE}).

ac-Coupling and dc-Blocking

All RF ports are dc connected on-chip to the $V_{\mbox{\footnotesize CC}}$ contact through on-chip 50Ω resistors. Under any bias conditions where V_{CC} is not dc grounded the RF ports should be ac coupled via series capacitors mounted on the PC- board at each RF port. Only under bias conditions where V_{CC} is dc grounded (as is typical for negative bias supply operation) may the RF ports be direct coupled to adjacent circuitry or in some cases, such as level shifting to subsequent stages. In the latter case the package heat sink may be "floated" and bias applied as the difference between V_{CC} and V_{EE}.

Input dc Offset

If an RF signal with sufficient signal to noise ratio is present at the RF input lead, the prescaler will operate and provide a divided output equal the input frequency divided by the divide modulus. Under certain "ideal" conditions where the input is well matched at the right input frequency, the component may "self-oscillate", especially under small signal input powers or with only noise present at the input. This "self-oscillation" will produce an undesired output signal also known as a false trigger. To prevent false triggers or self- oscillation conditions, apply a 20 to 100 mV dc offset voltage between the RFin and RFin ports. This prevents noise or spurious low level signals from triggering the divider.

Adding a $10 \mathrm{K}\Omega$ resistor between the unused RF input to a contact point at the VEE potential will result in an offset of » $25 \mathrm{mV}$ between the RF inputs. Note, however, that the input sensitivity will be reduced slightly due to the presence of this offset.




Figure 1. Simplified Schematic

Assembly Notes

Independent of the bias applied to the package, the backside of the package should always be connected to both a good RF ground plane and a good thermal heat sinking region on the PC-board to optimize performance. For single-ended output operation the unused RF output lead should be terminated into 50Ω to a contact point at the V_{CC} potential or to RF ground through a dc blocking capacitor.

A minimum RF and thermal PC board contact area equal to or greater than 2.67 x 1.65 mm (0.105" x 0.065") with eight 0.020" diameter plated-wall thermal vias is recommended.

MMIC ESD precautions, handling considerations, die attach and bonding methods are critical factors in successful GaAs MMIC performance and reliability. Agilent application note #54, "GaAs MMIC ESD, Die Attach and Bonding Guidelines" provides basic information on these subjects.

Additional References:

PN #18, "HBT Prescaler Evaluation Board."

- All dimensions in millimeters.
- Refer to JEDEC Outline MS-012 for additional tolerances.

Symbol	Min	Max
А	1.35	1.75
A1	0.0	.25
В	0.33	0.51
С	0.19	.025
D	4.80	5.00
E	3.80	4.00
е		1.27 BSC
Н	5.80	6.20
L	0.40	1.27
а	0°	8°

- Exposed heat slug area on pkg bottom = 2.67 x 1.65
- Exposed heat sink on package bottom must be soldered to PCB RF ground plane.




Figure 2. Package & Dimensions





Figure 3. Assembly Diagram (Single-supply, Positive-bias Configuration shown)


Supplemental Data



 $(T_A=25^{\circ}C)$ 100 0.0 90 -0.2 $\begin{array}{c} -0.4 \\ -0.6 \\ -0.8 \\ -1.0 \\ -1.2 \\ -1.4 \\ -1.6 \\ \end{array} \\ \begin{array}{c} -0.4 \\ -0.8 \\$ -0.480 70 Supply (mA) 60 50 40 30 20 10 -1.8-2.02 8 9 V_{CC} - V_{EE} (volts)

Figure 4. Typical Input Sensitivity Window

Figure 5. Typical Supply Current & V_{Logic} vs. Supply Voltage







Figure 6. Typical Output Voltage Waveform

Figure 7. Typical Output Power vs. Output Frequency f_{out} (GHz)








Figure 8. TypicalPhase Noise Performance

Figure 9. Typical "Spitback" Power $\mathsf{P}(f_{\mathsf{out}})$ appearing at RF Input Port

Device Orientation



Tape Dimensions and Product Orientation



- 1. 10 sprocket hole pitch cumulative tolerance: 0.2mm.
- 2. Camber not to exceed 1mm in 100mm.
- 3. Material: Black Conductive Advantek Polystyrene.
- 4. Ao and Bo measured on a plane 0.3mm above the bottom of the pocket.
- 5. Ko measured from a plane on the inside bottom of the pocket to the top surface of the carrier.
- 6. Pocket position relative to sprocket hole measured as true position of pocket, not pocket hole.

www.agilent.com/ semiconductors

For product information and a complete list of distributors, please go to our web site.

For technical assistance call: Americas/Canada: +1 (800) 235-0312 or

(408) 654-8675

Europe: +49 (0) 6441 92460 China: 10800 650 0017 Hong Kong: (+65) 6271 2451

India, Australia, New Zealand: (+65) 6271 2394

Japan: (+813) 3335-8152(Domestic/International), or

0120-61-1280(Domestic Only) Korea: (+65) 6271 2194

Malaysia, Singapore: (+65) 6271 2054

Taiwan: (+65) 6271 2654 Data subject to change.

Copyright © 2003 Agilent Technologies, Inc.

January 27, 2003 5988-6163EN

