

ACT-S512K32 High Speed 16 Megabit SRAM Multichip Module

Features

- 4 Low Power CMOS 512K x 8 SRAMs in one MCM
- Factory configured as 512K x 32; User configurable as 1M x 16 or 2M x 8
- Input and Output TTL & CMOS Compatible Design
- Fast 17,20,25,35,45,55nS Access Times
- Full Commercial and Industrial (-55°C to +125°C) Temperature Range
- +5 V Power Supply
- Available in two Surface Mount Packages, and one PGA Type Package
 - 68-Lead, Low Profile CQFP(F1), 1.56"SQ x .140"max
 - 68-Lead, Dual-Cavity CQFP(F2), 0.88"SQ x .20"max (.18 max thickness available, contact factory for details) (Drops into the 68 Lead JEDEC .99"SQ CQFJ footprint)
 - 66-Lead, PGA-Type(P1), 1.38"SQ x .245"max
- Internal Decoupling Capacitors
- DESC SMD# 5962-94611 Released(P1,F2)
5962-95624 Released(F1)

AEROFLEX
CIRCUIT TECHNOLOGY

General Description

The ACT-S512K32 is a High Speed, 16 megabit CMOS SRAM Multichip Module (MCM) designed for full temperature range industrial, military, or space, mass memory and fast cache applications.


The MCM can be organized as a 512K x 32 bit, 1M x 16 bit or 2M x 8 bit device and is input and output TTL compatible. Writing is executed when the write enable (WE) and chip enable (CE) inputs are low. Reading is accomplished when WE is high and CE and output enable (OE) are both low. Access time grades of 17nS (-40°C to +85°C), 20nS, 25nS, 35nS, 45nS and 55nS maximum are standard high speed versions.

The +5 Volt power supply version is standard and +3.3 Volt lower power model is a future optional product.


The products are designed for operation over the temperature range of -55°C to +125°C and under the full military environment. DESC Standard Military Drawing (SMD) numbers are released.

The ACT-S512K32 is manufactured in Aeroflex's 80,000 square foot MIL-PRF-38534 certified facility in Plainview, N.Y.

Block Diagram – PGA Type Package(P1) & CQFP(F2)



Block Diagram – CQFP(F1)



Absolute Maximum Ratings

Symbol	Rating		Range	Units
T_A	Operating Temperature	Dash # -017	-40 to +85	°C
		Dash # -020 to -055	-55 to +125	°C
T_{STG}	Storage Temperature		-65 to +150	°C
P_D	Maximum Package Power Dissipation		3.0	W
θ_{JC}	Hottest Die, Max Thermal Resistance - Junction to Case		5	°C/W
V_G	Maximum Signal Voltage to Ground		-0.5 to +7	V
T_L	Maximum Lead Temperature (10 seconds)		300	°C

Normal Operating Conditions

Symbol	Parameter	Minimum	Maximum	Units
V_{CC}	Power Supply Voltage	+4.5	+5.5	V
V_{IH}	Input High Voltage	+2.2	$V_{CC} + 0.3$	V
V_{IL}	Input Low Voltage	-0.5	+0.8	V

Capacitance

($V_{IN}/V_{OUT} = 0V$, $f = 1MHz$, $T_A = 25^\circ C$)

Symbol	Parameter	Maximum	Units
C_{AD}	A0 – A18 Capacitance	50	pF
C_{OE}	OE Capacitance	50	pF
C_{WE}	Write Enable Capacitance		
	CQFP(F1) Package	50	pF
	PGA(P1) and CQFP(F2) Packages	20	pF
C_{CE}	Chip Enable Capacitance	20	pF
$C_{I/O}$	I/O0 – I/O31 Capacitance	20	pF

This parameter is guaranteed by design but not tested

DC Characteristics

($V_{CC} = 5.0V$, $V_{SS} = 0V$, $T_A = -55^\circ C$ to $+125^\circ C$; -017 version $T_A = -40^\circ C$ to $+85^\circ C$)

Parameter	Sym	Conditions	ALL Speeds		Units
			Min	Max	
Input Leakage Current	I_{LI}	$V_{CC} = +5.5V$, $V_{IN} = 0$ or V_{CC}		10	μA
Output Leakage Current	I_{LO}	$\overline{CE} = V_{IH}$, $\overline{OE} = V_{IH}$, $V_{OUT} = 0$ to V_{CC}		10	μA
Operating Supply Current 32 Bit Mode	$I_{CC1 \times 32}$	$\overline{CE} = V_{IL}$, $\overline{OE} = V_{IH}$, $V_{CC} = +5.5V$ $f = 5 MHz$ CMOS Compatible		400	mA
Standby Current	I_{SB1}	$\overline{CE} = V_{CC}$, $\overline{OE} = V_{IH}$, $V_{CC} = +5.5V$ $f = 5 MHz$ CMOS Compatible		80	mA
Operating Supply Current 32 Bit Mode	$I_{CC2 \times 32}$	$\overline{CE} = V_{IL}$, $\overline{OE} = V_{IH}$, $V_{CC} = +5.5V$ $f = 50 MHz$ TTL Compatible		750	mA
Standby Current	I_{SB2}	$\overline{CE} = V_{CC}$, $\overline{OE} = V_{IH}$, $V_{CC} = +5.5V$ $f = 50 MHz$ TTL Compatible		240	mA
Output Low Voltage	V_{OL}	$I_{OL} = 8 mA$, $V_{CC} = +4.5V$		0.4	V
Output High Voltage	V_{OH}	$I_{OH} = -4.0 mA$, $V_{CC} = +4.5V$	2.4		V

0047156 0000569 174

AC Characteristics (V_{CC} = 5.0V, V_{SS} = 0V, T_A = -55°C to +125°C)

Read Cycle

Parameter	Sym	<u>-017</u>		<u>-020</u>		<u>-025</u>		<u>-035</u>		<u>-045</u>		Units
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Read Cycle Time	t _{RC}	17		20		25		35		45		nS
Address Access Time	t _{AA}		17		20		25		35		45	nS
Chip Enable Access Time	t _{ACS}		17		20		25		35		45	nS
Output Hold from Address Change	t _{OH}	4		4		5		5		5		nS
Output Enable to Output Valid	t _{OE}		9		10		12		25		35	nS
Chip Enable to Output in Low Z *	t _{CLZ}	3		3		3		3		3		nS
Output Enable to Output in Low Z *	t _{OLZ}	0		0		0		0		0		nS
Chip Deselect to Output in High Z *	t _{CHZ}		8		8		10		15		15	nS
Output Disable to Output in High Z *	t _{OHZ}		8		8		10		15		15	nS

* Parameters guaranteed by design but not tested

Write Cycle

Parameter	Sym	<u>-017</u>		<u>-020</u>		<u>-025</u>		<u>-035</u>		<u>-045</u>		Units
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Write Cycle Time	t _{WC}	17		20		25		35		45		nS
Chip Enable to End of Write	t _{CW}	15		15		20		30		35		nS
Address Valid to End of Write	t _{AW}	15		15		20		30		35		nS
Data Valid to End of Write	t _{DW}	12		12		15		20		30		nS
Write Pulse Width	t _{WP}	13		13		15		25		35		nS
Address Setup Time	t _{AS}	0		0		0		0		0		nS
Output Active from End of Write *	t _{OW}	0		0		0		0		0		nS
Write to Output in High Z *	t _{WHZ}		8		11		13		15		15	nS
Data Hold from Write Time	t _{DH}	0		0		0		0		0		nS
Address Hold Time	t _{AH}	0		1		2		2		2		nS

* Parameters guaranteed by design but not tested

Data Retention Electrical Characteristics (Special Order Only) (T_A = -55°C to +125°C)

Parameter	Sym	Test Conditions	<u>All Speeds</u>		Units
			Min	Max	
V _{CC} for Data Retention	V _{DR}	CE ≥ V _{CC} - 0.2V	2	5.5	V
Data Retention Current	I _{CCDR1}	V _{CC} = 3V		8.5	mA

Truth Table


Mode	CE	OE	WE	Data I/O	Power
Standby	H	X	X	High Z	Standby (deselect/power down)
Read	L	L	H	Data Out	Active
Read	L	H	H	High Z	Active (deselected)
Write	L	X	L	Data In	Active

■ 0047156 0000570 996 ■


Timing Diagrams

Read Cycle Timing Diagrams

Read Cycle 1 ($\overline{CE} = \overline{OE} = V_{IL}$, $WE = V_{IH}$)



Read Cycle 2 ($WE = V_{IH}$)




UNDEFINED


DON'T CARE

Write Cycle Timing Diagrams

Write Cycle 1 (WE Controlled, $\overline{OE} = V_{IL}$)




Write Cycle 2 ($\overline{CE}$ Controlled, $\overline{OE} = V_{IH}$)



Note: Guaranteed by design, but not tested.

AC Test Circuit



Notes:

- 1) V_Z is programmable from -2V to +7V. 2) I_{OL} and I_{OH} programmable from 0 to 16 mA. 3) Tester Impedance $Z_O = 75\Omega$. 4) V_Z is typically the midpoint of V_{OH} and V_{OL} . 5) I_{OL} and I_{OH} are adjusted to simulate a typical resistance load circuit. 6) ATE Tester includes jig capacitance.


Parameter	Typical	Units
Input Pulse Level	0 – 3.0	V
Input Rise and Fall	5	nS
Input and Output Timing Reference Level	1.5	V
Output Lead Capacitance	50	pF
V_{CC}	4.5 – 5.5	V
GND		Ground
NC		Not Connected

0047156 0000571 822

Pin Numbers & Functions

66 Pins — PGA-Type							
Pin #	Function	Pin #	Function	Pin #	Function	Pin #	Function
1	I/O8	18	A12	35	I/O25	52	WE3
2	I/O9	19	Vcc	36	I/O26	53	CS3
3	I/O10	20	CS1	37	A6	54	GND
4	A13	21	NC	38	A7	55	I/O19
5	A14	22	I/O3	39	NC	56	I/O31
6	A15	23	I/O15	40	A8	57	I/O30
7	A16	24	I/O14	41	A9	58	I/O29
8	A17	25	I/O13	42	I/O16	59	I/O28
9	I/O0	26	I/O12	43	I/O17	60	A0
10	I/O1	27	OE	44	I/O18	61	A1
11	I/O2	28	A18	45	Vcc	62	A2
12	WE2	29	WE1	46	CS4	63	I/O23
13	CS2	30	I/O7	47	WE4	64	I/O22
14	GND	31	I/O6	48	I/O27	65	I/O21
15	I/O11	32	I/O5	49	A3	66	I/O20
16	A10	33	I/O4	50	A4		
17	A11	34	I/O24	51	A5		

Package Outline — PGA-Type "P1"




All dimensions in inches

68 Pins — CQFP

68 Pins — CQFP							
Pin #	Function	Pin #	Function	Pin #	Function	Pin #	Function
1	GND	18	GND	35	$\overline{OE}$	52	GND
2	$\overline{CS}_1$	19	I/O ₈	36	$\overline{CS}_4$	53	I/O ₂₃
3	A ₅	20	I/O ₉	37	A ₁₇	54	I/O ₂₂
4	A ₄	21	I/O ₁₀	38	A ₁₈	55	I/O ₂₁
5	A ₃	22	I/O ₁₁	39	NC	56	I/O ₂₀
6	A ₂	23	I/O ₁₂	40	NC	57	I/O ₁₉
7	A ₁	24	I/O ₁₃	41	NC	58	I/O ₁₈
8	A ₀	25	I/O ₁₄	42	NC	59	I/O ₁₇
9	NC	26	I/O ₁₅	43	NC	60	I/O ₁₆
10	I/O ₀	27	V _{CC}	44	I/O ₃₁	61	V _{CC}
11	I/O ₁	28	A ₁₁	45	I/O ₃₀	62	A ₁₀
12	I/O ₂	29	A ₁₂	46	I/O ₂₉	63	A ₉
13	I/O ₃	30	A ₁₃	47	I/O ₂₈	64	A ₈
14	I/O ₄	31	A ₁₄	48	I/O ₂₇	65	A ₇
15	I/O ₅	32	A ₁₅	49	I/O ₂₆	66	A ₆
16	I/O ₆	33	A ₁₆	50	I/O ₂₅	67	$\overline{WE}$
17	I/O ₇	34	$\overline{CS}_2$	51	I/O ₂₄	68	$\overline{CS}_3$

Package Outline — CQFP "F1"



All dimensions in inches



Pin Numbers & Functions

68 Pins — Dual-Cavity CQFP

Pin #	Function	Pin #	Function	Pin #	Function	Pin #	Function
1	GND	18	GND	35	OE	52	GND
2	CE3	19	I/O8	36	CE2	53	I/O23
3	A5	20	I/O9	37	A17	54	I/O22
4	A4	21	I/O10	38	WE2	55	I/O21
5	A3	22	I/O11	39	WE3	56	I/O20
6	A2	23	I/O12	40	WE4	57	I/O19
7	A1	24	I/O13	41	A18	58	I/O18
8	A0	25	I/O14	42	NC	59	I/O17
9	NC	26	I/O15	43	NC	60	I/O16
10	I/O0	27	Vcc	44	I/O31	61	Vcc
11	I/O1	28	A11	45	I/O30	62	A10
12	I/O2	29	A12	46	I/O29	63	A9
13	I/O3	30	A13	47	I/O28	64	A8
14	I/O4	31	A14	48	I/O27	65	A7
15	I/O5	32	A15	49	I/O26	66	A6
16	I/O6	33	A16	50	I/O25	67	WE1
17	I/O7	34	CE1	51	I/O24	68	CE4

Package Outline — Dual-Cavity CQFP "F2"

Top View



*0.180 MAX available, call factory for details


All dimensions in inches



Ordering Information

Model Number	DESC Part Number	Speed	Package
ACT-S512K32N-017F1Q	5962-9562410HXX(Pending)	17nS	1.56"sq CQFP
ACT-S512K32N-020F1Q	5962-9562409HYC	20nS	1.56"sq CQFP
ACT-S512K32N-025F1Q	5962-9562408HYC	25nS	1.56"sq CQFP
ACT-S512K32N-034F1Q	5962-9562407HYC	35nS	1.56"sq CQFP
ACT-S512K32N-045F1Q	5962-9562406HYC	45nS	1.56"sq CQFP
ACT-S512K32N-055F1Q	5962-9562405HYC	55nS	1.56"sq CQFP
ACT-S512K32N-017F2Q	5962-9461110HMC(Pending)	17nS	.88"sq CQFP
ACT-S512K32N-020F2Q	5962-9461109HMC	20nS	.88"sq CQFP
ACT-S512K32N-025F2Q	5962-9461108HMC	25nS	.88"sq CQFP
ACT-S512K32N-035F2Q	5962-9461107HMC	35nS	.88"sq CQFP
ACT-S512K32N-045F2Q	5962-9461106HMC	45nS	.88"sq CQFP
ACT-S512K32N-055F2Q	5962-9461105HMC	55nS	.88"sq CQFP
ACT-S512K32N-017P1Q	5962-9461110HXC(Pending)	17nS	1.38"sq PGA-Type
ACT-S512K32N-020P1Q	5962-9461109HXC	20nS	1.38"sq PGA-Type
ACT-S512K32N-025P1Q	5962-9461108HXC	25nS	1.38"sq PGA-Type
ACT-S512K32N-035P1Q	5962-9461107HXC	35nS	1.38"sq PGA-Type
ACT-S512K32N-045P1Q	5962-9461106HXC	45nS	1.38"sq PGA-Type
ACT-S512K32N-055P1Q	5962-9461105HXC	55nS	1.38"sq PGA-Type

Model Number Breakdown



Specification subject to change without notice

Aeroflex Circuit Technology
35 South Service Road
Plainview New York 11830

Telephone: (516) 694-6700
FAX: (516) 694-6715
Toll Free Inquiries: 1-(800) 843-1553