

T-46-07-08

DM74AS876 Dual 4-Bit D-Type Edge-Triggered Flip-Flop with TRI-STATE® Outputs

General Description

These inverting dual 4-bit registers feature totem-pole TRI-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight flip-flops of the AS876 are edge-triggered inverting D-type flip-flops. On the positive transition of the clock, the Q outputs will be set to the complement of the logic states that were set up at the D inputs.


A buffered output control input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly.

The output control does not affect the internal operation of the flip-flops. That is, the old data can be retained or new data can be entered even while the outputs are off.

The pinout is arranged to ease printed circuit board layout. All data inputs are on one side of the package, while all outputs are on the other side.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- TRI-STATE buffer-type outputs drive bus lines directly
- Space saving 300 mil wide package
- Bus structured pinout



3-182

Absolute Maximum Ratings

Supply Voltage Input Voltage 7V Voltage Applied to Disabled Output 5.5V Operating Free Air Temperature Range 0°C to +70°C -65°C to +150°C Storage Temperature Range Typical θ_{JA} N Package 47.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Min	Nom	Max	Units
VCC	Supply Voltage		4.5	5	5.5	٧
ViH	High Level Input Voltage		2			V
V _{IL}	Low Level Input Voltage				0,8	V
ЮН	High Level Output Current				15	mA
lo _L	Low Level Output Current				48	mA
fCLK	Clock Frequency		0		80	MHz
tw(CLK)	Width of Clock Pulse	High	3			ns
		Low	6			l lis
tw(PRE)	Width of Preset Pulse	Low	2			ns
tsu	Data	Data	4↑			ns
		Preset Inactive	5↑			113
t _H	Data Hold Time		1↑			ns
TA	Free Air Operating Temperature		0		70	င့

The (1) arrow indicates the positive edge of the Clock is used for reference.

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Symbol	Parameter	Con	ditions	Min	Тур	Max	Units
V _{IK}	Input Clamp Voltage	$V_{CC} = 4.5V, I_{I} = -18 \text{ mA}$				-1.2	V
V _{OH}	High Level Output Voltage	$V_{CC} = 4.5V$, $V_{IL} = V_{IL} Max$, $I_{OH} = Max$		2.4	3,3		v
		$I_{OH} = -2 \text{ mA, } V_{CC} = 4.5 \text{V to } 5.5 \text{V}$		V _{CC} - 2			1 *
V _{OL}	Low Level Output Voltage	$V_{CC} = 4.5V$, $V_{IH} = 2V$, $I_{OL} = Max$			0,35	0.5	٧
f _l	Input Current at Max Input Voltage	$V_{CC} = 5.5V, V_{IH} = 7V$				0.1	mA
lн	High Level Input Current	V _{CC} = 5.5V, V _{IH} = 2.7V				20	μА
լը_	Low Level Input Current	$V_{CC} = 5.5V, V_{IL} = 0.4V$				-0.5	mA
Io (Note 1)	Output Drive Current	$V_{CC} = 5.5V, V_O = 2.25V$		-30		-112	mA
ЮZН	Off-State Output Current, High Level Voltage Applied	$V_{CC} = 5.5V, V_{IH} = 2V, V_{O} = 2.7V,$				50	μΑ
lozu	Off-State Output Current, Low Level Voltage Applied	$V_{CC} = 5.5V, V_{IH} = 2V,$ $V_{O} = 0.4V$				-50	μΑ
lcc	Supply Current	V _{CC} = 5.5V Outputs Open	Outputs High		88	142	
			Outputs Low		94	150	mA
			Outputs Disabled		100	160	1

Note 1: The output conditions have been chosen to produce a current that closely approximates one half of the true short circuit current, los-




T-46-07-08

Symbol	Parameter	Conditions	From	То	Min	Max	Units
fMAX	Maximum Clock Frequency	V _{CC} = 4.5V to 5.5V			80		MHz
t _{PLH}	Propagation Delay Time Low to High Level Output	R _L = 500Ω C _L = 50 pF	Clock	Any Q̄	3	8,5	ns
[†] PHL	Propagation Delay Time High to Low Level Output		Clock	Any Q	4	10.5	ns
^t PZH	Output Enable Time to High Level Output		Output Control	Any Q	2 .	7	ns
^t PZL	Output Enable Time to Low Level Output		Output Control	Any Q	3	10.5	ns
t _{PHZ}	Output Disable Time from High Level Output		Output Control	Any Q	2	6	ns
† _{PLZ}	Output Disable Time from Low Level Output		Output Control	Any Q	2	6	ns
tpHL	Propagation Delay Time High to Low Level Output		Preset	Any Q	4	10	ns

Note 1: See Section 1 for test waveforms and output load.

Logic Diagram



Function Table

	Inputs				
PRE	D	CLK	OC	Q	
X	Х	X	Н	Z	
L	l x l	X	L	L	
Н	н	1	L L	L	
Н	L	↑	L	H	
H	Х	L	L	\overline{Q}_0	

L = Low State, H = High State, X = Don't Care

↑ = Positive Edge Transition

Z = High Impedance State

 $\overline{\mathbb{Q}}_0 = \text{Previous Condition of } \overline{\mathbb{Q}}$

3-184