

# 1-Mbit (64K x 16) Static RAM

#### **Features**

- Temperature Ranges
  - Industrial: –40°C to 85°C
  - Automotive-A: -40°C to 85°C
  - Automotive-E: -40°C to 125°C
- Pin-and function-compatible with CY7C1021CV33
- · High speed
  - $t_{AA} = 10 \text{ ns}$
- · Low active power
  - $I_{CC} = 60 \text{ mA} @ 10 \text{ ns}$
- · Low CMOS standby power
  - $I_{SB2} = 3 \text{ mA}$
- 2.0V data retention
- Automatic power-down when deselected
- · CMOS for optimum speed/power
- Independent control of upper and lower bits
- Available in Pb-free 44-pin 400-Mil wide Molded SOJ, 44-pin TSOP II and 48-ball VFBGA packages

# Functional Description[1]


The CY7C1021DV33 is a high-performance CMOS static RAM organized as 65,536 words by 16 bits. This device has an automatic power-down feature that significantly reduces power consumption when deselected.

Writing to the device is accomplished by taking Chip Enable ( $\overline{\text{CE}}$ ) and Write Enable (WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O $_0$  through I/O $_7$ ), is written into the location specified on the address pins (A $_0$  through A $_{15}$ ). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O $_8$  through I/O $_{15}$ ) is written into the location specified on the address pins (A $_0$  through A $_{15}$ ).

Reading from the device is accomplished by taking Chip Enable (CE) and Output Enable (OE) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins will appear on I/O $_0$  to I/O $_7$ . If Byte High Enable (BHE) is LOW, then data from memory will appear on I/O $_8$  to I/O $_15$ . See the truth table at the end of this data sheet for a complete description of Read and Write modes.

The input/output pins (I/O $_0$  through I/O $_{15}$ ) are placed in a high-impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), the BHE and BLE are disabled (BHE, BLE HIGH), or during a Write operation (CE LOW, and WE LOW).

The CY7C1021DV33 is available in Pb-free 44-pin 400-Mil wide Molded SOJ, 44-pin TSOP II and 48-ball VFBGA packages.



#### Note


1. For guidelines on SRAM system design, please refer to the "System Design Guidelines" Cypress application note, available on the internet at www.cypress.com




#### **Selection Guide**

	-10 (Industrial/Automotive-A)	–12 (Automotive-E) <sup>[2]</sup>	Unit
Maximum Access Time	10	12	ns
Maximum Operating Current	60	100	mA
Maximum CMOS Standby Current	3	15	mA

# Pin Configuration<sup>[3]</sup>





#### Notes

- Automotive product information is Preliminary.
   NC pins are not connected on the die.



### **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature ......-65°C to +150°C Ambient Temperature with Power Applied......–55°C to +125°C Supply Voltage on  $V_{CC}$  to Relative  $\mbox{GND}^{[4]}\,...\,\mbox{--}0.3\mbox{V}$  to +4.6V DC Voltage Applied to Outputs in High-Z State<sup>[4]</sup>.....-0.3V to V<sub>CC</sub>+0.3V DC Input Voltage<sup>[4]</sup>.....-0.3V to V<sub>CC</sub>+0.3V

Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	> 2001V
Latch-up Current	>200 mA

# **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>	Speed
Industrial	–40°C to +85°C	$3.3\text{V} \pm 0.3\text{V}$	10 ns
Automotive-A	-40°C to +85°C		10 ns
Automotive-E	-40°C to +125°C		12 ns

### DC Electrical Characteristics Over the Operating Range

Doromotor	Description	Took Condition		–10 (Ind	I/Auto-A)	-12 (A	uto-E)	Unit
Parameter	Description	Test Condition	15	Min.	Max.	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -4.0 \text{ r}$	mA	2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 8.0 m.	A		0.4		0.4	V
V <sub>IH</sub>	Input HIGH Voltage			2.0	$V_{CC} + 0.3$	2.0	$V_{CC} + 0.3$	V
V <sub>IL</sub>	Input LOW Voltage <sup>[4]</sup>			-0.3	0.8	-0.3	0.8	V
I <sub>IX</sub>	Input Leakage Current	$GND \le V_1 \le V_{CC}$		-1	+1	-5	+5	μΑ
I <sub>OZ</sub>	Output Leakage Current	$GND \le V_1 \le V_{CC}$ , Outpu	t Disabled	-1	+1	-5	+5	μΑ
I <sub>CC</sub>	V <sub>CC</sub> Operating	V <sub>CC</sub> = Max.,	100 MHz		60		-	mΑ
	Supply Current	$I_{OUT} = 0 \text{ mA},$ $f = f_{MAX} = 1/t_{RC}$	83 MHz		55		100	mA
		I WAX WKC	66 MHz		45		90	mΑ
			40 MHz		30		60	mΑ
I <sub>SB1</sub>	Automatic CE Power-Down Current —TTL Inputs	Max. $V_{CC}$ , $\overline{CE} \ge V_{IH}$ $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ , f	= f <sub>MAX</sub>		10		50	mA
I <sub>SB2</sub>	Automatic CE Power-Down Current —CMOS Inputs	Max. $V_{CC}$ , $\overline{CE} \ge V_{CC} - 0.3V$ or $V_{IN} \le V_{CC} - 0.3V$ or $V_{IN} \le V_{CC} - 0.3V$	0.3V, $\leq 0.3$ V, f = 0		3		15	mA

### Capacitance<sup>[5]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C$ , $f = 1$ MHz, $V_{CC} = 3.3V$	8	pF
C <sub>OUT</sub>	Output Capacitance		8	pF

#### Thermal Resistance<sup>[5]</sup>


Parameter	Description	Test Conditions	SOJ	TSOP II	VFBGA	Unit
$\Theta_{JA}$	Thermal Resistance (Junction to Ambient)	Still Air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	59.52	53.91	36	°C/W
$\Theta_{\sf JC}$	Thermal Resistance (Junction to Case)		36.75	21.24	9	°C/W


#### Notes


- 4. V<sub>IL</sub> (min.) = -2.0V and V<sub>IH</sub> (max) = V<sub>CC</sub> + 1V for pulse durations of less than 5 ns.
   5. Tested initially and after any design or process changes that may affect these parameters.



### AC Test Loads and Waveforms<sup>[6]</sup>







### Note

<sup>6.</sup> AC characteristics (except High-Z) are tested using the load conditions shown in Figure (a). High-Z characteristics are tested for all speeds using the test load shown in Figure (c).



# Switching Characteristics Over the Operating Range<sup>[7]</sup>

		-10 (Ind'	I/Auto-A)	-12 (A	uto-E)	
Parameter	Description	Min.	Max.	Min.	Max.	Unit
Read Cycle	-	•	•		•	
t <sub>power</sub> [8]	V <sub>CC</sub> (typical) to the first access	100		100		μs
t <sub>RC</sub>	Read Cycle Time	10		12		ns
t <sub>AA</sub>	Address to Data Valid		10		12	ns
t <sub>OHA</sub>	Data Hold from Address Change	3		3		ns
t <sub>ACE</sub>	CE LOW to Data Valid		10		12	ns
t <sub>DOE</sub>	OE LOW to Data Valid		5		6	ns
t <sub>LZOE</sub>	OE LOW to Low-Z <sup>[10]</sup>	0		0		ns
t <sub>HZOE</sub>	OE HIGH to High-Z <sup>[9, 10]</sup>		5		6	ns
t <sub>LZCE</sub>	CE LOW to Low-Z <sup>[10]</sup>	3		3		ns
t <sub>HZCE</sub>	CE HIGH to High-Z <sup>[9, 10]</sup>		5		6	ns
t <sub>PU</sub> <sup>[11]</sup>	CE LOW to Power-Up	0		0		ns
t <sub>PD</sub> <sup>[11]</sup>	CE HIGH to Power-Down		10		12	ns
t <sub>DBE</sub>	Byte Enable to Data Valid		5		6	ns
t <sub>LZBE</sub>	Byte Enable to Low-Z	0		0		ns
t <sub>HZBE</sub>	Byte Disable to High-Z		6		6	ns
Write Cycle <sup>[12]</sup>					•	
t <sub>WC</sub>	Write Cycle Time	10		12		ns
t <sub>SCE</sub>	CE LOW to Write End	8		9		ns
t <sub>AW</sub>	Address Set-Up to Write End	8		9		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0		0		ns
t <sub>PWE</sub>	WE Pulse Width	7		8		ns
t <sub>SD</sub>	Data Set-Up to Write End	5		6		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		ns
t <sub>LZWE</sub>	WE HIGH to Low-Z <sup>[10]</sup>	3		3		ns
t <sub>HZWE</sub>	WE LOW to High-Z <sup>[9, 10]</sup>		5		6	ns
t <sub>BW</sub>	Byte Enable to End of Write	7		8		ns

<sup>7.</sup> Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V.

8. t<sub>POWER</sub> gives the minimum amount of time that the power supply should be at typical V<sub>CC</sub> values until the first memory access can be performed.

9. t<sub>HZOE</sub>, t<sub>HZEE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> are specified with a load capacitance of 5 pF as in (c) of AC Test Loads. Transition is measured when the outputs enter a high impedance state 10. At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZOE</sub> is less than t<sub>LZCE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device.

11. This parameter is guaranteed by design and is not tested.


<sup>12.</sup> The internal Write time of the memory is defined by the overlap of CE LOW, WE LOW and BHE/BLE LOW. CE, WE and BHE/BLE must be LOW to initiate a Write and the transition of these signals can terminate the Write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the Write.



### Data Retention Characteristics Over the Operating Range


Parameter	Description	Conditions		Min.	Max.	Unit
$V_{DR}$	V <sub>CC</sub> for Data Retention			2		V
I <sub>CCDR</sub>	Data Retention Current	$V_{CC} = V_{DR} = 2.0V, \overline{CE} \ge V_{CC} - 0.3V, V_{IN} \ge V_{CC} - 0.3V \text{ or } V_{IN} \le 0.3V$	Industrial		3	mA
		$V_{\text{IN}} \ge V_{\text{CC}} - 0.3V \text{ or } V_{\text{IN}} \le 0.3V$	Automotive		15	mA
t <sub>CDR</sub> <sup>[5]</sup>	Chip Deselect to Data Retention Time			0		ns
t <sub>R</sub> <sup>[13]</sup>	Operation Recovery Time			t <sub>RC</sub>		ns

### **Data Retention Waveform**




# **Switching Waveforms**

Read Cycle No. 1 (Address Transition Controlled)<sup>[14, 15]</sup>



# Read Cycle No. 2 (OE Controlled)[15, 16]




- Notes
  13. Full device operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(min.)} \ge 50 \,\mu s$  or stable at  $V_{CC(min.)} \ge 50 \,\mu s$ .
  14. Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}$ ,  $\overline{BHE}$  and/or  $\overline{BLE} = V_{IL}$ .
  15.  $\overline{WE}$  is HIGH for Read cycle.

- 16. Address valid prior to or coincident with  $\overline{\text{CE}}$  transition LOW.




# **Switching Waveforms** (continued)

Write Cycle No. 1 (CE Controlled)[17, 18]



# Write Cycle No. 2 (BLE or BHE Controlled)



#### Notes


<sup>17.</sup> Data I/O is high impedance if OE or BHE and/or BLE = V<sub>IH</sub>.

18. If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.



# **Switching Waveforms** (continued)

Write Cycle No. 3 (WE Controlled, OE LOW)



# **Truth Table**

CE	OE	WE	BLE	BHE	I/O <sub>0</sub> –I/O <sub>7</sub>	I/O <sub>8</sub> -I/O <sub>15</sub>	Mode	Power
Н	Х	Х	Х	Х	High-Z	High-Z	Power-down	Standby (I <sub>SB</sub> )
L	L	Н	L	L	Data Out	Data Out	Read – All bits	Active (I <sub>CC</sub> )
			L	Н	Data Out	High-Z	Read – Lower bits only	Active (I <sub>CC</sub> )
			Н	L	High-Z	Data Out	Read – Upper bits only	Active (I <sub>CC</sub> )
L	Х	L	L	L	Data In	Data In	Write – All bits	Active (I <sub>CC</sub> )
			L	Н	Data In	High-Z	Write – Lower bits only	Active (I <sub>CC</sub> )
			Н	L	High-Z	Data In	Write – Upper bits only	Active (I <sub>CC</sub> )
L	Н	Н	Х	Х	High-Z	High-Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )
L	Х	Х	Н	Н	High-Z	High-Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )

# **Ordering Information**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
10	CY7C1021DV33-10VXI	51-85082	44-pin (400-Mil) Molded SOJ (Pb-free)	Industrial
	CY7C1021DV33-10ZSXI	51-85087	44-pin TSOP Type II (Pb-free)	
	CY7C1021DV33-10BVXI	51-85150	48-ball VFBGA (Pb-free)	
10	CY7C1021DV33-10ZSXA	51-85087	44-pin TSOP Type II (Pb-free)	Automotive-A
12	CY7C1021DV33-12ZSXE	51-85087	44-pin TSOP Type II (Pb-free)	Automotive-E

Please contact your local Cypress sales representative for availability of these parts.

Document #: 38-05460 Rev. \*D



# **Package Diagrams**

Figure 1. 44-pin (400-Mil) Molded SOJ (51-85082)





Figure 2. 44-pin Thin Small Outline Package Type II (51-85087)

DIMENSION IN MM (INCH)








# Package Diagrams (continued)

### Figure 3. 48-ball VFBGA (6 x 8 x 1 mm) (51-85150)

TOP VIEW







All products and company names mentioned in this document are the trademarks of their respective holders.

51-85150-\*D



# **Document History Page**

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	201560	See ECN	SWI	Advance Information data sheet for C9 IPP
*A	233693	See ECN	RKF	DC parameters are modified as per Eros (Spec # 01-02165). Pb-free Offering In Ordering Information
*B	263769	See ECN	RKF	Changed I/O <sub>1</sub> – I/O <sub>16</sub> to I/O <sub>0</sub> – I/O <sub>15</sub> Added Data Retention Characteristics table Added T <sub>power</sub> Spec in Switching Characteristics table Shaded Ordering Information
*C	307601	See ECN	RKF	Reduced Speed bins to -8 and -10 ns
*D	520652	See ECN	VKN	Converted from Preliminary to Final Removed Commercial Operating range Removed 8 ns speed bin Added I <sub>CC</sub> values for the frequencies 83MHz, 66MHz and 40MHz Added Automotive Information Updated Thermal Resistance table Updated Ordering Information Table Changed Overshoot spec from V <sub>CC</sub> +2V to V <sub>CC</sub> +1V in footnote #4