


## M29KW016E

# 16 Mbit (1Mb x16, Uniform Block) 3V Supply LightFlash™ Memory

#### **FEATURES SUMMARY**

- SUPPLY VOLTAGE
  - V<sub>CC</sub> = 2.7V to 3.6V for Read
  - V<sub>PP</sub> = 11.4V to 12.6V for Program and Erase
- ACCESS TIME:
  - 90ns at  $V_{CC} = 3.0V$  to 3.6V
  - 100ns at  $V_{CC} = 2.7V$  to 3.6V
- PROGRAMMING TIME
  - 9µs per Word typical
  - Multiple Word Programming Option (2s typical Chip Program)
- ERASE TIME
  - 11s typical factory Chip Erase
- UNIFORM BLOCKS
  - 8 blocks of 2 Mbits
- PROGRAM/ERASE CONTROLLER
  - Embedded Word Program algorithms
- 10,000 PROGRAM/ERASE CYCLES per BLOCK
- ELECTRONIC SIGNATURE
  - Manufacturer Code: 0020h
  - Device Code: 88ABh

Figure 1. Packages



March 2004 1/32

## M29KW016E

#### **TABLE OF CONTENTS**

FEATURES SUMMARY
Figure 1. Packages
SUMMARY DESCRIPTION
Figure 2. Logic Diagram
Table 1. Signal Names
Figure 3. SO Connections
Figure 4. TSOP Connections
Figure 5. TFBGA Connections (Top view through package)
Table 2. Block Addresses
SIGNAL DESCRIPTIONS
Address Inputs (A0-A19)
Data Inputs/Outputs (DQ0-DQ7)
Data Inputs/Outputs (DQ8-DQ15)
Chip Enable (E)
Output Enable (G)
Write Enable (W).
Reset (RP)
Ready/Busy Output (RB).
V <sub>CC</sub> Supply Voltage
V <sub>PP</sub> Program Supply Voltage
Vss Ground
vss Ground
BUS OPERATIONS
Bus Read
Bus Write
Output Disable
Standby
Automatic Standby
Electronic Signature
Table 3. Bus Operations
COMMAND INTERFACE10
Read/Reset Command10
Auto Select Command
Word Program Command
Multiple Word Program Command
Setup Phase
Program Phase
Verify Phase
Exit Phase
Block Erase Command
Chip Erase Command
Only Elase Continuation

	Table 4.	Standard Commands	12
	Table 5.	Multiple Word Program Command	12
	Table 6.	Program, Erase Times and Program, Erase Endurance Cycles	12
	Table 7.	Multiple Word Program Timings	12
	Figure 6.	Multiple Word Program Flowchart	13
SI		GISTER	
		ing Bit (DQ7)	
	00	it (DQ6)	
		(DQ5)	
		us Bit (DQ4)	
		ner Bit (DQ3).	
		re Toggle Bit (DQ2)	
	•	Vord Program Bit (DQ0)	
		egister Bit DQ1 is reserved	
		Status Register Bits	
	_	Data Polling Flowchart	
	Figure 8.	Data Toggle Flowchart	15
MΑ	XIMUM R	ATING	16
		Absolute Maximum Ratings	
	rable 9.	Absolute Maximum Ratings	16
DC	and AC F	PARAMETERS	17
	Table 10	Operating and AC Measurement Conditions	17
		AC Measurement I/O Waveform	
	•	D.AC Measurement Load Circuit	
	-	Device Capacitance	
		DC Characteristics	
		Read AC Waveforms.	
	•	Read AC Characteristics	
		Write AC Waveforms, Write Enable Controlled	
	•	Write AC Characteristics, Write Enable Controlled	
	Figure 13	S.Write AC Waveforms, Chip Enable Controlled	22
	Table 15.	Write AC Characteristics, Chip Enable Controlled	23
	Figure 14	Reset AC Waveforms	24
	Table 16.	Reset AC Characteristics	24
PA		IECHANICAL	
	_	S.SO44 - 44 lead Plastic Small Outline, 525 mils body width, Package Outline	
		SO44 - 44 lead Plastic Small Outline, 525 mils body width, Package Mechanical Data.	
	•	TSOP48 - 48 lead Plastic Thin Small Outline, 12 x 20mm, Package Outline	
		TSOP48 - 48 lead Plastic Thin Small Outline, 12 x 20mm, Package Mechanical Data .	
	-	TTFBGA48 6x9mm - 8x6 ball array, 0.80 mm pitch, Bottom View Package Outline	
		TFBGA48 6x9mm - 8x6 ball array, 0.80 mm pitch, Package Mechanical Data	
	_	TFBGA48 Daisy Chain - Package Connections (Top view through package)	
	Figure 19	TFBGA48 Daisy Chain - PCB Connections (Top view through package)	29



## M29KW016E

4/32

PART NUMBERING	30
Table 20. Ordering Information Scheme	30
Table 21. Daisy Chain Ordering Scheme	30
REVISION HISTORY	31
Table 22 Decument Povision History	31

**477** 

#### SUMMARY DESCRIPTION

The M29KW016E LightFlash™ is a 16 Mbit (1Mb x16) non-volatile memory that can be read, erased and reprogrammed. Read operations can be performed using a single low voltage (2.7 to 3.6V) supply. Program and Erase operations require an additional V<sub>PP</sub> (11.4 to 12.6) power supply. On power-up the memory defaults to its Read mode where it can be read in the same way as a ROM or EPROM.

The memory is divided into 8 uniform blocks that can be erased independently so it is possible to preserve valid data while old data is erased (see Figures 2, Block Addresses). Program and Erase commands are written to the Command Interface of the memory. An on-chip Program/Erase Controller (P/E.C.) simplifies the process of programming or erasing the memory by taking care of all of the special operations that are required to update the memory contents.


The M29KW016E LightFlash™ features a new command, Multiple Word Program, used to program large streams of data. It greatly reduces the total programming time when a large number of Words are written to the memory at any one time. Using this command the entire memory can be programmed in 2s, compared to 9s using the standard Word Program.

The end of a program or erase operation can be detected and any error conditions identified. The command set required to control the memory is consistent with JEDEC standards.

Chip Enable, Output Enable and Write Enable signals control the bus operation of the memory. They allow simple connection to most microprocessors, often without additional logic.

The memory is offered in SO44, TSOP48 (12 x 20mm) and TFBGA48 (6 x 9mm, 0.8mm pitch) packages. The memory is supplied with all the bits erased (set to '1').

Figure 2. Logic Diagram




Note: RB not available on SO44 package.


**Table 1. Signal Names** 


A0-A19	Address Inputs
DQ0-DQ15	Data Inputs/Outputs
Ē	Chip Enable
G	Output Enable
W	Write Enable
RP	Reset
R <del>B</del>	Ready/Busy Output (not available on SO44 package)
V <sub>CC</sub>	Supply Voltage read
V <sub>PP</sub>	Supply Voltage program erase
V <sub>SS</sub>	Ground
NC	Not Connected Internally

Figure 3. SO Connections



**Figure 4. TSOP Connections** 





**Table 2. Block Addresses** 

Block Number	Address Range
8	E0000h-FFFFh
7	C0000h-DFFFFh
6	A0000h-BFFFFh
5	80000h-9FFFFh
4	60000h-7FFFFh
3	40000h-5FFFFh
2	20000h-3FFFFh
1	00000h-1FFFFh

477

#### SIGNAL DESCRIPTIONS

See Figure 2, Logic Diagram, and Table 1, Signal Names, for a brief overview of the signals connected to this device.

Address Inputs (A0-A19). The Address Inputs select the cells in the memory array to access during Bus Read operations. During Bus Write operations they control the commands sent to the Command Interface of the Program/Erase Controller.

**Data Inputs/Outputs (DQ0-DQ7).** The Data Inputs/Outputs outputs the data stored at the selected address during a Bus Read operation. During Bus Write operations they represent the commands sent to the Command Interface of the Program/Erase Controller.

**Data Inputs/Outputs (DQ8-DQ15).** The Data Inputs/Outputs output the data stored at the selected address during a Bus Read operation. During Bus Write operations the Command Register does not use these bits. When reading the Status Register these bits should be ignored.

**Chip Enable (E).** The Chip Enable, E, activates the memory, allowing Bus Read and Bus Write operations to be performed. When Chip Enable is High, V<sub>IH</sub>, all other pins are ignored.

Output Enable ( $\overline{G}$ ). The Output Enable,  $\overline{G}$ , controls the Bus Read operation of the memory.

**Write Enable (W).** The Write Enable, W, controls the Bus Write operation of the memory's Command Interface.

**Reset (RP).** The Reset pin can be used to apply a Hardware Reset to the memory.

A Hardware Reset is achieved by holding Reset Low,  $V_{IL}$ , for at least  $t_{PLPX}$ . After Reset goes High,  $V_{IH}$ , the memory will be ready for Bus Read and Bus Write operations after  $t_{PHEL}$  or  $t_{RHEL}$ , whichever occurs last. See the Ready/Busy Output section, Table 16 and Figure 14, Reset AC Characteristics for more details.

Ready/Busy Output (RB). The Ready/Busy pin is an open-drain output that can be used to identify when the memory array can be read. Ready/Busy is high-impedance during Read mode and Auto Select mode. After a Hardware Reset, Bus Read and Bus Write operations cannot begin until

Ready/Busy becomes high-impedance. See Table 16 and Figure 14, Reset AC Characteristics.

During Program or Erase operations Ready/Busy is Low, V<sub>OL</sub>. Ready/Busy will remain Low during Read/Reset commands or Hardware Resets until the memory is ready to enter Read mode.

The use of an open-drain output allows the Ready/ Busy pins from several memories to be connected to a single pull-up resistor. A Low will then indicate that one, or more, of the memories is busy.

 $V_{CC}$  Supply Voltage. The  $V_{CC}$  Supply Voltage supplies the power for Read operations.

The Command Interface is disabled when the  $V_{CC}$  Supply Voltage is less than the Lockout Voltage,  $V_{LKO}$ . This prevents Bus Write operations from accidentally damaging the data during power up, power down and power surges. If the Program/ Erase Controller is programming or erasing during this time then the operation aborts and the memory contents being altered will be invalid.

A 0.1 $\mu$ F capacitor should be connected between the V<sub>CC</sub> Supply Voltage pin and the V<sub>SS</sub> Ground pin to decouple the current surges from the power supply. The PCB track widths must be sufficient to carry the currents required during program and erase operations, I<sub>CC3</sub>.

 $V_{PP}$  Program Supply Voltage.  $V_{PP}$  is both a power supply and Write Protect pin. The two functions are selected by the voltage range applied to the pin. The Supply Voltage  $V_{CC}$  must be applied before the Program Supply Voltage  $V_{PP}$ .

If V<sub>PP</sub> is in the range 11.4V to 12.6V it acts as a power supply pin for program and erase operations. V<sub>PP</sub> must be stable until the Program/Erase algorithm is completed.

If  $V_{PP}$  is kept in a low voltage range (0V to 3.6V)  $V_{PP}$  is seen as a Write Protect pin. In this case a voltage lower than  $V_{HH}$  gives an absolute protection against program or erase, while  $V_{PP}$  in the range of  $V_{HH}$  enables these functions (see Table 12, DC Characteristics for the relevant values).

Note that  $V_{PP}$  must not be left floating or unconnected as the device may become unreliable.

**Vss Ground.** The  $V_{SS}$  Ground is the reference for all voltage measurements.

#### **BUS OPERATIONS**

There are six standard bus operations that control the device. These are Bus Read, Bus Write, Output Disable, Standby, Automatic Standby and Electronic Signature. See Tables 3, Bus Operations, for a summary. Typically glitches of less than 5ns on Chip Enable or Write Enable are ignored by the memory and do not affect bus operations.

**Bus Read.** Bus Read operations read from the memory cells, or specific registers in the Command Interface. A valid Bus Read operation involves setting the desired address on the Address Inputs, applying a Low signal,  $V_{IL}$ , to Chip Enable and Output Enable and keeping Write Enable High,  $V_{IH}$ . The Data Inputs/Outputs will output the value, see Figure 11, Read Mode AC Waveforms, and Table 13, Read AC Characteristics, for details of when the output becomes valid.

**Bus Write.** Bus Write operations write to the Command Interface. A valid Bus Write operation begins by setting the desired address on the Address Inputs. The Address Inputs are latched by the Command Interface on the falling edge of Chip Enable or Write Enable, whichever occurs last. The Data Inputs/Outputs are latched by the Command Interface on the rising edge of Chip Enable or Write Enable, whichever occurs first. Output Enable must remain High, V<sub>IH</sub>, during the whole Bus Write operation. See Figures 12 and 13, Write AC Waveforms, and Tables 14 and 15, Write AC

Characteristics, for details of the timing requirements.

**Output Disable.** The Data Inputs/Outputs are in the high impedance state when Output Enable is High,  $V_{\text{IH}}$ .

**Standby.** When Chip Enable is High,  $V_{IH}$ , the memory enters Standby mode and the Data Inputs/Outputs pins are placed in the high-impedance state. To reduce the Supply Current to the Standby Supply Current,  $I_{CC2}$ , Chip Enable should be held within  $V_{CC} \pm 0.2V$ . For the Standby current level see Table 12, DC Characteristics.

During program or erase operations the memory will continue to use the Program/Erase Supply Current, I<sub>CC3</sub>, for Program or Erase operations until the operation completes.

Automatic Standby. If CMOS levels ( $V_{CC} \pm 0.2V$ ) are used to drive the bus and the bus is inactive for 150ns or more the memory enters Automatic Standby where the internal Supply Current is reduced to the Standby Supply Current,  $I_{CC2}$ . The Data Inputs/Outputs will still output data if a Bus Read operation is in progress.

**Electronic Signature.** The memory has two codes, the manufacturer code and the device code, that can be read to identify the memory. These codes can be read by applying the signals listed in Tables 3, Bus Operations.

**Table 3. Bus Operations** 

Operation	E	ľ	w	V <sub>PP</sub>	Address Inputs A0-A19	Data Inputs/Outputs DQ15-DQ0
Bus Read	VIL	VIL	VIH	XX <sup>(4)</sup>	Cell Address	Data Output
Bus Write	V <sub>IL</sub>	V <sub>IH</sub>	VIL	V <sub>HH</sub> <sup>(3)</sup>	Command Address	Data Input
Output Disable	Х	V <sub>IH</sub>	VIH	Х	Х	Hi-Z
Standby	V <sub>IH</sub>	Х	Х	Х	Х	Hi-Z
Read Manufacturer Code	VIL	VIL	V <sub>IH</sub>	XX	A0 = V <sub>IL</sub> , A1 = V <sub>IL</sub> , Others V <sub>IL</sub> or V <sub>IH</sub>	0020h
Read Device Code	VIL	VIL	V <sub>IH</sub>	XX	A0 = V <sub>IH</sub> , A1 = V <sub>IL</sub> , Others V <sub>IL</sub> or V <sub>IH</sub>	88ABh

Note: 1.  $X = V_{IL}$  or  $V_{IH}$ .

- 2.  $XX = V_{IL}$ ,  $V_{IH}$  or  $V_{HH}$
- 3. Not necessary for Auto Select or Read/Reset commands.
- 4. When reading the Status Register during Program or Erase operations, VPP must be kept at VHH.



#### **COMMAND INTERFACE**

All Bus Write operations to the memory are interpreted by the Command Interface. Commands consist of one or more sequential Bus Write operations. Failure to observe a valid sequence of Bus Write operations will result in the memory returning to Read mode. The long command sequences are imposed to maximize data security. Refer to Tables 4 and 5, for a summary of the commands.

#### Read/Reset Command.

The Read/Reset command returns the memory to its Read mode where it behaves like a ROM or EPROM, unless otherwise stated. It also resets the errors in the Status Register. Either one or three Bus Write operations can be used to issue the Read/Reset command.

The Read/Reset Command can be issued, between Bus Write cycles before the start of a program or erase operation, to return the device to read mode. Once the program or erase operation has started the Read/Reset command is no longer accepted. The Read/Reset command is executed regardless of the value of VPP (VIL, VIH or VHH).

#### Auto Select Command.

The Auto Select command is used to read the Manufacturer Code and the Device Code. Three consecutive Bus Write operations are required to issue the Auto Select command. Once the Auto Select command is issued the memory remains in Auto Select mode until a Read/Reset command is issued, all other commands are ignored. The Auto Select command is executed regardless of the value of V<sub>PP</sub> (V<sub>IL</sub>, V<sub>IH</sub> or V<sub>HH</sub>).

From the Auto Select mode the Manufacturer Code can be read using a Bus Read operation with  $A0 = V_{IL}$  and  $A1 = V_{IL}$ . The other address bits may be set to either  $V_{IL}$  or  $V_{IH}$ .

The Device Code can be read using a Bus Read operation with  $AO = V_{IH}$  and  $A1 = V_{IL}$ . The other address bits may be set to either  $V_{IL}$  or  $V_{IH}$ .

#### Word Program Command.

The Word Program command can be used to program a Word to the memory array.  $V_{PP}$  must be set to  $V_{HH}$  during Word Program. If  $V_{PP}$  is set to either  $V_{IL}$  or  $V_{IH}$  the command will be ignored, the data will remain unchanged and the device will revert to Read/Reset mode. The command requires four Bus Write operations, the final write operation latches the address and data in the internal state machine and starts the Program/Erase Controller.

During the program operation the memory will ignore all commands. It is not possible to issue any command to abort or pause the operation. Typical program times are given in Table 6. Bus Read operations during the program operation will output the Status Register on the Data Inputs/Outputs.

See the section on the Status Register for more details.

After the program operation has completed the memory will return to the Read mode, unless an error has occurred. When an error occurs the memory will continue to output the Status Register. A Read/Reset command must be issued to reset the error condition and return to Read mode.

Note that the Program command cannot change a bit set at '0' back to '1'. One of the Erase Commands must be used to set all the bits in a block or in the whole memory from '0' to '1'.

#### **Multiple Word Program Command**

The Multiple Word Program command can be used to program large streams of data. It greatly reduces the total programming time when a large number of Words are written to the memory at any one time.  $V_{PP}$  must be set to  $V_{HH}$  during Multiple Word Program. If  $V_{PP}$  is set to either  $V_{IL}$  or  $V_{IH}$  the command will be ignored, the data will remain unchanged and the device will revert to Read/Reset mode.

It has four phases: the Setup Phase to initiate the command, the Program Phase to program the data to the memory, the Verify Phase to check that the data has been correctly programmed and reprogram if necessary and the Exit Phase.

Setup Phase. The Multiple Word Program command requires three Bus Write operations to initiate the command (refer to Table 5, Multiple Word Program Command and Figure 6, Multiple Word Program Flowchart). The Status Register Toggle bit (DQ6) should be checked to verify that the operation has started and the Multiple Word Program bit (DQ0) checked to verify that the P/E.C. is ready for the first Word.

**Program Phase.** The Program Phase requires n+1 cycles, where n is the number of Words, to execute the programming phase (refer to Table 5, Multiple Word Program Command and Figure 6, Multiple Word Program Flowchart).

Three successive steps are required to issue and execute the Program Phase of the command.

- The fourth Bus Write operation of the command latches the Start Address and the first Word to be programmed. The Status Register Multiple Word Program bit (DQ0) should be read to check that the P/E.C. is ready for the next Word.
- Each subsequent Word to be programmed is latched with a new Bus Write operation. The address can remain the Start Address, be incremented or be any address in the same block, as the device automatically increments the address with each sucssesive Bus Write

cycle. If the command is used to program in more than one block then the address must remain in the starting block as any address that is not in the same block as the Start Address terminates the Program operation. The Status Register Multiple Word Program bit (DQ0) must be read between each Bus Write cycle to check that the P/E.C. is ready for the next Word.

 Finally, after all Words have been programmed, write one Bus Write operation to any address outside the block containing the Start Address, to terminate the programming phase.

The memory is now set to enter the Verify Phase. Verify Phase. The Verify Phase is similar to the Program Phase in that all Words must be resent to the memory for them to be checked against the programmed data. If the check fails the P/E.C will try to reprogram the correct data. The P/E.C will remain busy until the correct data has been successfully programmed. The Verify Phase is mandatory. If the Verify Phase is not executed the programmed data cannot be guaranteed.

Three successive steps are required to execute the Verify Phase of the command.

- Use one Bus Write operation to latch the Start Address and the first Word, to be verified. The Status Register Multiple Word Program bit (DQ0) should be read to check that the P/E.C. is ready for the next Word.
- Each subsequent Word to be verified is latched with a new Bus Write operation. If any address that is not in the same block as the Start Address is given, the Verify operation terminates. The Status Register Multiple Word Program (DQ0) must be read to check that the P/E.C. is ready for the next Word.
- 3. Finally, after all Words have been verified, write one Bus Write operation to any address outside the block containing the Start Address, to terminate the Verify Phase.

**Exit Phase**. Read the Status Register to verify that DQ6 has stopped toggling. If the Verify Phase is successfully completed the memory returns to the Read mode. If the P/E.C. fails to reprogram a given location, the Verify Phase will terminate and Error bit DQ5 will be set in the Status Register. If the error is due to a V<sub>PP</sub> failure DQ4 will also be set. If the operation fails a Read/Reset command must be issued to return the device to Read mode. It is not possible to issue any command to abort or pause the operation. Typical program times are given in Table 6. Bus Read operations during the program operation will output the Status Register on the Data Inputs/Outputs. See the section on the Status Register for more details.

Note that the Multiple Word Program command cannot change a bit set at '0' back to '1'. One of the Erase Commands must be used to set all the bits in a block or in the whole memory from '0' to '1'.

#### **Block Erase Command.**

The Block Erase command can be used to erase a block. It sets all of the bits in the block to '1'. All previous data in the block is lost.  $V_{PP}$  must be set to  $V_{HH}$  during Block Erase. If  $V_{PP}$  is set to either  $V_{IL}$  or  $V_{IH}$  the command will be ignored, the data will remain unchanged and the device will revert to Read/Reset mode.

Six Bus Write operations are required to select the block. The Block Erase operation starts the Program/Erase Controller after the last Bus Write operation. The Status Register can be read after the sixth Bus Write operation. See the Status Register for details on how to identify if the Program/Erase Controller has started the Block Erase operation.

During the Block Erase operation the memory will ignore all commands. Typical block erase times are given in Table 6. All Bus Read operations during the Block Erase operation will output the Status Register on the Data Inputs/Outputs. See the section on the Status Register for more details.

After the Block Erase operation has completed the memory will return to the Read Mode, unless an error has occurred. When an error occurs the memory will continue to output the Status Register. A Read/Reset command must be issued to reset the error condition and return to Read mode.

#### Chip Erase Command.

The Chip Erase command can be used to erase the entire memory. It sets all of the bits in the memory to '1'. All previous data in the memory is lost. V<sub>PP</sub> must be set to V<sub>HH</sub> during Chip Erase. If V<sub>PP</sub> is set to either V<sub>IL</sub> or V<sub>IH</sub> the command will be ignored, the data will remain unchanged and the device will revert to Read/Reset mode. Six Bus Write operations are required to issue the Chip Erase Command and start the Program/Erase Controller.

During the erase operation the memory will ignore all commands. It is not possible to issue any command to abort the operation. Typical chip erase times are given in Table 6. All Bus Read operations during the Chip Erase operation will output the Status Register on the Data Inputs/Outputs. See the section on the Status Register for more details.

After the Chip Erase operation has completed the memory will return to the Read Mode, unless an error has occurred. When an error occurs the memory will continue to output the Status Register. A Read/Reset command must be issued to reset the error condition and return to Read Mode.

**Table 4. Standard Commands** 

	h	Bus Write Operations											
Command	Length	1:	st	2r	nd	31	rd	41	th	51	th	61	th
	Ľ	Add	Data	Add	Data	Add	Data	Add	Data	Add	Data	Add	Data
Read/Reset	1	Х	F0										
Read/Reset	3	555	AA	2AA	55	Х	F0						
Auto Select	3	555	AA	2AA	55	555	90						
Word Program	4	555	AA	2AA	55	555	A0	PA	PD				
Block Erase	6+	555	AA	2AA	55	555	80	555	AA	2AA	55	ВА	30
Chip Erase	6	555	AA	2AA	55	555	80	555	AA	2AA	55	555	10

Note: X Don't Care, PA Program Address, PD Program Data, BA Any address in the Block. All values in the table are in hexadecimal. The Command Interface only uses A0-A10 and DQ0-DQ7 to verify the commands; A11-A19, DQ8-DQ15 are Don't Care.

**Table 5. Multiple Word Program Command** 

	Bus Write Operations															
Phase	Length	1	st	21	nd	3	rd	4	th	5	th		Fina	al -1	Fir	nal
		Add	Data		Add	Data	Add	Data								
Program	3+n+1	555	AA	2AA	55	555	20	PA1	PD1	PA1	PD2		PA1	PAn	NOT PA1	х
Verify	n+1	PA1	PD1	PA1	PD2	PA1	PD3	PA1	PD4	PA1	PD5		PA1	PAn	NOT PA1	Х

Note: A Bus Read must be done between each Write cycle where the data is programmed or verified, to Read the Status Register and check that the memory is ready to accept the next data. NOT PA1 is any address that is not in the same block as PA1. X Don't Care, n = number of Words to be programmed.

Table 6. Program, Erase Times and Program, Erase Endurance Cycles

Parameter	Min	Typ <sup>(1)</sup>	Typical after 10k W/E Cycles <sup>(1)</sup>	Max	Unit
Chip Erase		11	25	120	s
Block Erase (128 KWords)		1.5		6	s
Program (Word)		9		250	μs
Chip Program (Multiple Word)		2		35	s
Chip Program (Word by Word)		9		35	s
Program/Erase Cycles (per Block)	10,000				cycles

Note: 1.  $T_A = 25^{\circ}C$ ,  $V_{PP} = 12V$ .

**Table 7. Multiple Word Program Timings** 

Symbol	Parameter	Min	Тур	Max	Unit
t <sub>MWP-SETUP</sub>	MWP Setup time			500	ns
t <sub>MWP-PROG</sub>	MWP Program Time		9	250	μs
t <sub>MWP-TRAN</sub>	MWP Program to Verify transition	2	10	20	μs
t <sub>MWP-END</sub>	MWP Verify to End transition		2	3	μs

Note: 1. MWP = Multiple Word Program.





Figure 6. Multiple Word Program Flowchart





#### STATUS REGISTER

Bus Read operations from any address always read the Status Register during Program and Erase operations. The bits in the Status Register are summarized in Table 8, Status Register Bits.

**Data Polling Bit (DQ7).** The Data Polling Bit can be used to identify whether the Program/Erase Controller has successfully completed its operation. The Data Polling Bit is output on DQ7 when the Status Register is read.

During a Word Program operation the Data Polling Bit outputs the complement of the bit being programmed to DQ7. After successful completion of the Word Program operation the memory returns to Read mode and Bus Read operations from the address just programmed output DQ7, not its complement. The Data Polling Bit is not available during a Multiple Word Program operation.

During Erase operations the Data Polling Bit outputs '0', the complement of the erased state of DQ7. After successful completion of the Erase operation the memory returns to Read Mode.

Figure 7, Data Polling Flowchart, gives an example of how to use the Data Polling Bit. A Valid Address is the address being programmed or an address within the block being erased.

**Toggle Bit (DQ6).** The Toggle Bit can be used to identify whether the Program/Erase Controller has successfully completed its operation. The Toggle Bit is output on DQ6 when the Status Register is read

During Program and Erase operations the Toggle Bit changes from '0' to '1' to '0', etc., with successive Bus Read operations at any address. After successful completion of the operation the memory returns to Read mode.

Figure 8, Data Toggle Flowchart, gives an example of how to use the Data Toggle Bit.

Error Bit (DQ5). The Error Bit can be used to identify errors detected by the Program/Erase Controller. The Error Bit is set to '1' when a Program, Block Erase or Chip Erase operation fails to write the correct data to the memory. If the Error Bit is set a Read/Reset command must be issued

before other commands are issued. The Error bit is output on DQ5 when the Status Register is read. Note that the Program command cannot change a bit set to '0' back to '1' and attempting to do so will set DQ5 to '1'. A Bus Read operation to that address will show the bit is still '0'. One of the Erase commands must be used to set all the bits in a

block or in the whole memory from '0' to '1'.

**VPP Status Bit (DQ4).** The VPP Status Bit can be used to identify if any Program or Erase operation has failed due to a VPP error. If VPP falls below VHH during any Program or Erase operation, the operation aborts and DQ4 is set to '1'. If VPP remains at VHH throughout the Program or Erase operation, the operation completes and DQ4 is set to '0'.

Erase Timer Bit (DQ3). The Erase Timer Bit can be used to identify the start of Program/Erase Controller operation during a Block Erase command. Once the Program/Erase Controller starts erasing the Erase Timer Bit is set to '1'. The Erase Timer Bit is output on DQ3 when the Status Register is read.

Alternative Toggle Bit (DQ2). The Alternative Toggle Bit can be used to monitor the Program/ Erase controller during Block and Chip Erase operations. The Alternative Toggle Bit is output on DQ2 when the Status Register is read.

During Erase operations the Toggle Bit changes from '0' to '1' to '0', etc., with successive Bus Read operations to any address. Once the operation completes the memory returns to Read mode.

If an Erase operation fails and the Error Bit is set, the Alternative Toggle Bit will continue to toggle with successive Bus Read operations to any address. The Alternative Toggle Bit does not change if the addressed block has erased correctly.

Multiple Word Program Bit (DQ0). The Multiple Word Program Bit can be used to indicate whether the Program/Erase Controller is active or inactive during Multiple Word Program. When the Program/Erase Controller has written one Word and is ready to accept the next Word, the bit is set to '0'.

Status Register Bit DQ1 is reserved.

**Table 8. Status Register Bits** 

Operation	Condition	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ0	RB
Word Program	Any Address	DQ7	Toggle	0	_	_	_	_	0
Word Program	V <sub>PP</sub> = V <sub>HH</sub>	DQ7	Toggle	1	0	_	_	-	0
Error	V <sub>PP</sub> < V <sub>HH</sub>	DQ7	Toggle	1	1	_	_	-	0
Block/ Chip Erase	Any Address	0	Toggle	0	-	1	Toggle <sup>(2)</sup>	-	0
Erase Error	V <sub>PP</sub> = V <sub>HH</sub>	0	Toggle	1	0	1	Toggle <sup>(2)</sup>	-	0
Elase Elloi	V <sub>PP</sub> < V <sub>HH</sub>	0	Toggle	1	1	1	Toggle <sup>(2)</sup>	-	0
	P/E.C. active	-	Toggle	0	_	-	_	1	0
Multiple Word Program	P/E.C. inactive, waiting for next Word	-	Toggle	0	-	-	-	0	1
Multiple Word	$V_{PP} = V_{HH}$	_	Toggle	1	0	_	_	1	0
Program Error	V <sub>PP</sub> < V <sub>HH</sub>	_	Toggle	1	1	_	_	1	0

Note: 1. Unspecified data bits should be ignored.

Figure 7. Data Polling Flowchart





Figure 8. Data Toggle Flowchart



<sup>2.</sup> DQ2 toggles on any address during Block or Chip Erase and after an Erase error.

#### **MAXIMUM RATING**

Stressing the device above the rating listed in the Absolute Maximum Ratings" table may cause permanent damage to the device. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. These are stress ratings only and operation of the device at

these or any other conditions above those indicated in the Operating sections of this specification is not implied. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

**Table 9. Absolute Maximum Ratings** 

Symbol	Parameter	Min	Max	Unit
T <sub>BIAS</sub>	Temperature Under Bias	-50	125	°C
T <sub>STG</sub>	Storage Temperature	-65	150	°C
T <sub>LEAD</sub>	Lead Temperature during Soldering <sup>(1)</sup>		260 <sup>(2)</sup>	°C
V <sub>IO</sub>	Input or Output Voltage (3,4)	-0.6	V <sub>CC</sub> +0.6	V
V <sub>CC</sub>	Read Supply Voltage	-0.6	4	V
V <sub>PP</sub>	Program/Erase Supply Voltage	-0.6	13.5	V

Note: 1. Compliant with the ECOPACK® 7191395 specification for Lead-free soldering processes.

- 2. Not exceeding 250°C for more than 30s, and peaking at 260°C.
- 3. Minimum voltage may undershoot to -2V for less than 20ns during transitions.
- 4. Maximum voltage may overshoot to  $V_{\mbox{CC}}$  +2V for less than 20ns during transitions.
- 5. Maximum voltage may overshoot to 14.0V for less than 20ns during transitions. V<sub>PP</sub> must not remain at V<sub>HH</sub> for more than a total of 80hrs

#### DC AND AC PARAMETERS

This section summarizes the operating measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC characteristics Tables that follow, are derived from tests performed under the Measurement

Conditions summarized in Table 10, Operating and AC Measurement Conditions. Designers should check that the operating conditions in their circuit match the operating conditions when relying on the quoted parameters.

**Table 10. Operating and AC Measurement Conditions** 

	M29K\		
Parameter	100		
	Min	Max	
V <sub>CC</sub> Read Supply Voltage	2.7	3.6	V
V <sub>PP</sub> Program/Erase Supply Voltage	11.4	12.6	V
Ambient Operating Temperature	0	70	°C
Load Capacitance (C <sub>L</sub> )	3	0	pF
Input Rise and Fall Times 10			
Input Pulse Voltages	0 to 3		
Input and Output Timing Ref. Voltages	1.5		

Figure 9. AC Measurement I/O Waveform





Figure 10. AC Measurement Load Circuit



**Table 11. Device Capacitance** 


Symbol	Parameter	Test Condition	Min	Max	Unit
C <sub>IN</sub>	Input Capacitance	$V_{IN} = 0V$		6	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V		12	pF

Note: Sampled only, not 100% tested.

**Table 12. DC Characteristics** 

Symbol	Parameter	Test Condition	Min	Max	Unit
ILI	Input Leakage Current	$0V \le V_{IN} \le V_{CC}$		±1	μA
I <sub>LO</sub>	Output Leakage Current	0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>		±1	μΑ
I <sub>CC1</sub>	Supply Current (Read)	$\overline{E} = V_{IL}, \overline{G} = V_{IH},$ f = 6MHz		10	mA
I <sub>CC2</sub>	Supply Current (Standby)	$ \overline{E} = V_{CC} \pm 0.2V, $ $ \overline{RP} = V_{CC} \pm 0.2V $			μΑ
I <sub>CC3</sub>	Supply Current (Program/Erase)	P/E.C. active		20	mA
V <sub>IL</sub>	Input Low Voltage		-0.5	0.8	V
V <sub>IH</sub>	Input High Voltage		0.7V <sub>CC</sub>	V <sub>CC</sub> +0.3	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 1.8mA		0.45	V
Voн	Output High Voltage	I <sub>OH</sub> = -100µA	V <sub>CC</sub> -0.4		V
V <sub>HH</sub>	V <sub>PP</sub> Program/Erase Voltage		11.4	12.6	V
I <sub>HH1</sub>	V <sub>PP</sub> Current (Read/Standby)	V <sub>PP</sub> = V <sub>HH</sub>		100	μA
I <sub>HH2</sub>	V <sub>PP</sub> Current (Program/Erase)	P/E.C. Active		10	mA
V <sub>LKO</sub>	Program/Erase Lockout Supply Voltage		1.8	2.3	V

Figure 11. Read AC Waveforms



**Table 13. Read AC Characteristics** 

						M29KW016E		
Symbol	Alt	Parameter	Test Condition		10	Unit		
				V <sub>CC</sub> =3.0 to 3.6V	V <sub>CC</sub> =2.7 to 3.6V			
t <sub>AVAV</sub>	t <sub>RC</sub>	Address Valid to Next Address Valid	$\overline{\underline{E}} = V_{IL},$ $\overline{G} = V_{IL}$	Min	90	100	ns	
t <sub>AVQV</sub>	t <sub>ACC</sub>	Address Valid to Output Valid	$\overline{\underline{E}} = V_{IL},$ $\overline{G} = V_{IL}$	Max	90	100	ns	
t <sub>ELQX</sub> (1)	t <sub>LZ</sub>	Chip Enable Low to Output Transition	$\overline{G} = V_{IL}$	Min	0	0	ns	
t <sub>ELQV</sub>	tCE	Chip Enable Low to Output Valid	$\overline{G} = V_{IL}$	Max	90	100	ns	
t <sub>GLQX</sub>	toLZ	Output Enable Low to Output Transition	$\overline{E} = V_{IL}$	Min	0	0	ns	
t <sub>GLQV</sub>	t <sub>OE</sub>	Output Enable Low to Output Valid	$\overline{E} = V_{IL}$	Max	35	35	ns	
t <sub>EHQZ</sub> (1)	t <sub>HZ</sub>	Chip Enable High to Output Hi-Z	$\overline{G} = V_{IL}$	Max	30	30	ns	
t <sub>GHQZ</sub> (1)	t <sub>DF</sub>	Output Enable High to Output Hi-Z	$\overline{E} = V_{IL}$	Max	30	30	ns	
t <sub>EHQX</sub> t <sub>GHQX</sub> t <sub>AXQX</sub>	tон	Chip Enable, Output Enable or Address Transition to Output Transition		Min	0	0	ns	

Note: 1. Sampled only, not 100% tested.

<sup>2.</sup> The Supply Voltage  $V_{CC}$  must be applied before the Program Supply Voltage  $V_{PP}$  with the Chip Enable,  $\overline{E}$ , kept Low,  $V_{IL}$ .




Figure 12. Write AC Waveforms, Write Enable Controlled

Table 14. Write AC Characteristics, Write Enable Controlled

Councils of	A 14	D-		M29KW016E	11:4	
Symbol	Alt	Pa		100	Unit	
t <sub>AVAV</sub>	t <sub>WC</sub>	Address Valid to Next Address Vali	id	Min	100	ns
t <sub>ELWL</sub>	t <sub>CS</sub>	Chip Enable Low to Write Enable L	_ow	Min	0	ns
twLwH	twp	Write Enable Low to Write Enable	High	Min	35	ns
t <sub>DVWH</sub>	t <sub>DS</sub>	Input Valid to Write Enable High		Min	35	ns
twhox	t <sub>DH</sub>	Write Enable High to Input Transition	on	Min	0	ns
twheh	tcH	Write Enable High to Chip Enable	High	Min	0	ns
t <sub>WHWL</sub>	t <sub>WPH</sub>	Write Enable High to Write Enable	Write Enable High to Write Enable Low			
t <sub>AVWL</sub>	t <sub>AS</sub>	Address Valid to Write Enable Low	Address Valid to Write Enable Low			
t <sub>WLAX</sub>	t <sub>AH</sub>	Write Enable Low to Address Trans	sition	Min	45	ns
tghwl		Output Enable High to	Read mode	Min	0	ns
GHWL		Write Enable Low	Read SR Toggle bits	Min	10	ns
			Read mode	Min	0	ns
t <sub>WHGL</sub>	toeh	Write Enable High to Output Enable Low	Read SR Toggle bits in Multiple Word Program	Min	20	ns
		Read SR Toggle bits other operations		Min	30	ns
t <sub>WHRL</sub> (1)	t <sub>BUSY</sub>	Program/Erase Valid to RB Low	Max	35	ns	
tvchel	t <sub>VCS</sub>	V <sub>CC</sub> High to Chip Enable Low	Min	50	μs	
t <sub>VPHEL</sub> (2)	t <sub>VCS</sub>	V <sub>PP</sub> High to Chip Enable Low	Min	500	ns	



Note: 1. Sampled only, not 100% tested.
2. Not required in Auto Select or Read/Reset command sequences.





Figure 13. Write AC Waveforms, Chip Enable Controlled

Table 15. Write AC Characteristics, Chip Enable Controlled

Comple of	vmbol Alt Parameter					Unit		
Symbol	Alt	•	Farameter					
t <sub>AVAV</sub>	t <sub>WC</sub>	Address Valid to Next Address V	'alid	Min	100	ns		
t <sub>WLEL</sub>	t <sub>WS</sub>	Write Enable Low to Chip Enable	e Low	Min	0	ns		
tELEH	t <sub>CP</sub>	Chip Enable Low to Chip Enable	High	Min	35	ns		
toveh	t <sub>DS</sub>	Input Valid to Chip Enable High		Min	35	ns		
tEHDX	t <sub>DH</sub>	Chip Enable High to Input Transi	ition	Min	0	ns		
t <sub>EHWH</sub>	t <sub>WH</sub>	Chip Enable High to Write Enabl	e High	Min	0	ns		
t <sub>EHEL</sub>	t <sub>CPH</sub>	Chip Enable High to Chip Enable	e Low	Min	30	ns		
t <sub>AVEL</sub>	t <sub>AS</sub>	Address Valid to Chip Enable Lo	Address Valid to Chip Enable Low					
t <sub>ELAX</sub>	t <sub>AH</sub>	Chip Enable Low to Address Tra	nsition	Min	45	ns		
tour		Output Enable High to	Read mode	Min	0	ns		
tGHEL		Chip Enable Low	Read SR Toggle bits	Min	10	ns		
			Read mode	Min	0	ns		
t <sub>EHGL</sub>	toeh	Chip Enable High to Output Enable Low	Read SR Toggle bits in Multiple Word Program	Min	20	ns		
		Read SR Toggle bits other operations		Min	30	ns		
t <sub>EHRL</sub> (1)	t <sub>BUSY</sub>	Program/Erase Valid to RB Low	Max	35	ns			
tvchwl	t <sub>VCS</sub>	V <sub>CC</sub> High to Write Enable Low	Min	50	μs			
t <sub>VPHWL</sub> (2)	t <sub>VCS</sub>	V <sub>PP</sub> High to Write Enable Low	Min	500	ns			

Note: 1. Sampled only, not 100% tested.
2. Not required in Auto Select or Read/Reset command sequences.

Figure 14. Reset AC Waveforms




**Table 16. Reset AC Characteristics** 

Symbol	Alt	Parameter	M29KW016E	Unit	
Symbol	ymbol Ait Farameter				Oilit
t <sub>PHWL</sub> <sup>(1)</sup> t <sub>PHEL</sub> t <sub>PHGL</sub> <sup>(1)</sup>	t <sub>RH</sub>	RP High to Write Enable Low, Chip Enable Low, Output Enable Low	Min	50	ns
t <sub>RHWL</sub> <sup>(1)</sup> t <sub>RHEL</sub> <sup>(1)</sup> t <sub>RHGL</sub> <sup>(1)</sup>	t <sub>RB</sub>	RB High to Write Enable Low, Chip Enable Low, Output Enable Low	Min	0	ns
t <sub>PLPX</sub>	t <sub>RP</sub>	Pulse Width Min		500	ns
t <sub>PLYH</sub> (1)	t <sub>READY</sub>	RP Low to Read Mode	Max	10	μs

Note: 1. Sampled only, not 100% tested.

#### PACKAGE MECHANICAL

Figure 15. SO44 - 44 lead Plastic Small Outline, 525 mils body width, Package Outline



Note: Drawing is not to scale.

Table 17. SO44 - 44 lead Plastic Small Outline, 525 mils body width, Package Mechanical Data

Symb	mm			inches		
Symb	Тур	Min	Max	Тур	Min	Max
А		2.42	2.62		0.095	0.103
A1		0.22	0.23		0.009	0.010
A2		2.25	2.35		0.089	0.093
В			0.50			0.020
С		0.10	0.25		0.004	0.010
D		28.10	28.30		1.106	1.114
E		13.20	13.40		0.520	0.528
е	1.27	_	_	0.050	-	-
Н		15.90	16.10		0.626	0.634
L	0.80	_	_	0.031	-	_
α	3°	_	_	3°	_	_
N		44		44		
СР			0.10			0.004

DI E1 E1 CP TSOP-G

Figure 16. TSOP48 - 48 lead Plastic Thin Small Outline, 12 x 20mm, Package Outline

Note: Drawing is not to scale.

Table 18. TSOP48 - 48 lead Plastic Thin Small Outline, 12 x 20mm, Package Mechanical Data

Cumhal	millimeters			inches			
Symbol	Тур	Min	Max	Тур	Min	Max	
А			1.200			0.0472	
A1	0.100	0.050	0.150	0.0039	0.0020	0.0059	
A2	1.000	0.950	1.050	0.0394	0.0374	0.0413	
В	0.220	0.170	0.270	0.0087	0.0067	0.0106	
С		0.100	0.210		0.0039	0.0083	
СР			0.080			0.0031	
D1	12.000	11.900	12.100	0.4724	0.4685	0.4764	
Е	20.000	19.800	20.200	0.7874	0.7795	0.7953	
E1	18.400	18.300	18.500	0.7244	0.7205	0.7283	
е	0.500	-	_	0.0197	-	_	
L	0.600	0.500	0.700	0.0236	0.0197	0.0276	
L1	0.800			0.0315			
alpha	3	0	5	3	0	5	





Figure 17. TFBGA48 6x9mm - 8x6 ball array, 0.80 mm pitch, Bottom View Package Outline

Note: Drawing is not to scale.


Table 19. TFBGA48 6x9mm - 8x6 ball array, 0.80 mm pitch, Package Mechanical Data

		millimeters			inches	
Symbol	Тур	Min	Max	Тур	Min	Max
А			1.200			0.0472
A1		0.200			0.0079	
A2			1.000			0.0394
b	0.400	0.350	0.450	0.0157	0.0138	0.0177
D	6.000	5.900	6.100	0.2362	0.2323	0.2402
D1	4.000	_	_	0.1575	-	_
ddd			0.100			0.0039
E	9.000	8.900	9.100	0.3543	0.3504	0.3583
е	0.800	_	_	0.0315	-	_
E1	5.600	_	-	0.2205	_	-
FD	1.000	-	-	0.0394	_	_
FE	1.700	_	_	0.0669	_	_
SD	0.400	_	_	0.0157	_	_
SE	0.400	_	_	0.0157	_	_




47/

AI05552b



#### **PART NUMBERING**


#### **Table 20. Ordering Information Scheme**



T = Tape & Reel Packing

Note: 1. This speed option also allows to achieve a 90ns access time when V<sub>CC</sub> is in the range 3.0 to 3.6V.

#### **Table 21. Daisy Chain Ordering Scheme**



Devices are shipped from the factory with the memory content bits erased to '1'. For a list of available options (Speed, Package, etc...) or for further information on any aspect of this device, please contact the ST Sales Office nearest to you.

#### **REVISION HISTORY**

**Table 22. Document Revision History** 

Date	Version	Revision Details		
09-Oct-2001	-01	First Issue		
26-Mar-2002	-02	LFBGA changed to TFBGA package. Write AC Characteristics twww, town, twax, tghwl, twhgl, teleh, toveh, telax, tghel and tehgl modified. Multiple Word Program description and flowchart clarified. Document classed as Product Preview.		
07-May-2002	-03	FFBGA Pin F6 changed to NC. Multiple Word Program flowchart clarified, Alternative Foggle Bit DQ2 description clarified, Status Register Bits Table modified. Docume classed as Preliminary Data.		
12-Jul-2002	-04	Figure 8 modified.		
23-Jul-2002	4.1	Revision numbering modified: a minor revision will be indicated by incrementing the digit after the dot, and a major revision, by incrementing the digit before the dot. (revision version 04 becomes 4.0). Figure 6, Multiple Word Program Flowchart, modified; Table 7, Multiple Word Program Timings, added.		
AC Measurement Conditions, Table 13.Read AC Characteristics, Table Characteristics, Write Enable Controlled, Table 15.Write AC Characteristics		TLEAD parameter added in Table 9, Absolute Maximum Ratings. TSOP48 Package Mechanical Data have been updated. Access times modified and 110ns access time removed in Table 10.Operating and AC Measurement Conditions, Table 13.Read AC Characteristics, Table 14.Write AC Characteristics, Write Enable Controlled, Table 15.Write AC Characteristics, Chip Enable Controlled, Table 16.Reset AC Characteristics, and Table 20.Ordering		



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.

All other names are the property of their respective owners.

© 2004 STMicroelectronics - All rights reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States

www.st.com

