


# Clock Driver Quad D-Type Flip-Flop With Matched Propagation Delays

The MC74F803 is a high-speed, low-power, quad D-type flip-flop featuring separate D-type inputs, and inverting outputs with closely matched propagation delays. With a buffered clock (CP) input that is common to all flip-flops, the F803 is useful in high-frequency systems as a clock driver, providing multiple outputs that are synchronous. Because of the matched propagation delays, the duty cycles of the output waveforms in a clock driver application are symmetrical within 1.0 to 1.5 nanoseconds.

- Edge-Triggered D-Type Inputs
- Buffered Positive Edge-Triggered Clock
- Matched Outputs for Synchronous Clock Driver Applications
- Outputs Guaranteed for Simultaneous Switching


Pinout: 14-Lead Plastic (Top View)



## GUARANTEED OPERATION RANGES


Symbol	Parameter	Min	Typ	Max	Unit
V <sub>CC</sub>	Supply Voltage	4.5	5.0	5.5	V
T <sub>A</sub>	Operating Ambient Temperature Range	0	25	70	°C
I <sub>OH</sub>	Output Current — High	—	—	-20	mA
I <sub>OL</sub>	Output Current — Low	—	—	24	mA

## LOGIC DIAGRAM




## MC74F803


## CLOCK DRIVER QUAD D-TYPE FLIP-FLOP WITH MATCHED PROPAGATION DELAYS



**J SUFFIX**  
CERAMIC  
CASE 632-08




**N SUFFIX**  
PLASTIC  
CASE 646-06



**D SUFFIX**  
SOIC  
CASE 751A-03

## LOGIC SYMBOL



V<sub>CC</sub> = PIN 14  
GND = PINS 1 AND 7  
NC = PINS 2 AND 13

## FUNCTIONAL DESCRIPTION

The F803 consists of four positive edge-triggered flip-flops with individual D-type inputs and inverting outputs. The buffered clock is common to all flip-flops and the following specifications allow for outputs switching simultaneously. The four flip-flops store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CP) transition. The maximum frequency of the clock input is 70 megahertz, and the LOW-to-HIGH and HIGH-to-LOW propagation delays of the O<sub>1</sub> output vary by, at most, 1 nanosecond. Therefore, the device is ideal for use as

a divide-by-two driver for high-frequency clock signals that require symmetrical duty cycles. The difference between the LOW-to-HIGH and HIGH-to-LOW propagation delays for the O<sub>0</sub>, O<sub>2</sub>, and O<sub>3</sub> outputs vary by at most 1.5 nanoseconds. These outputs are very useful as clock drivers for circuits with less stringent requirements. In addition, the output-to-output skew is a maximum of 1.5 nanoseconds. Finally, the I<sub>OH</sub> specification at 2.5 volts is guaranteed to be at least –20 milliamps. If their inputs are identical, multiple outputs can be tied together and the I<sub>OH</sub> is commensurately increased.

## DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

Symbol	Parameter	Limits			Unit	Test Conditions*
		Min	Typ	Max		
V <sub>IH</sub>	Input HIGH Voltage	2.0	—	—	V	Guaranteed Input HIGH Voltage
V <sub>IL</sub>	Input LOW Voltage	—	—	0.8	V	Guaranteed Input LOW Voltage
V <sub>IK</sub>	Input Clamp Diode Voltage	—	—	–1.2	V	I <sub>IN</sub> = –18 mA V <sub>CC</sub> = MIN
V <sub>OH</sub>	Output HIGH Voltage	2.5	—	—	V	I <sub>OH</sub> = –20 mA V <sub>CC</sub> = 4.5 V
V <sub>OL</sub>	Output LOW Voltage	—	0.35	0.5	V	I <sub>OL</sub> = 24 mA V <sub>CC</sub> = MIN
		—	—	20	μA	V <sub>IN</sub> = 2.7 V V <sub>CC</sub> = MAX
I <sub>IH</sub>	Input HIGH Current	—	—	100	mA	V <sub>IN</sub> = 7.0 V V <sub>CC</sub> = MAX
I <sub>IL</sub>	Input LOW Current	—	—	–0.6	mA	V <sub>IN</sub> = 0.5 V V <sub>CC</sub> = MAX
I <sub>OS</sub>	Output Short Circuit Current (Note 2)	–60	—	–150	mA	V <sub>OUT</sub> = 0 V V <sub>CC</sub> = MAX
I <sub>CC</sub>	Power Supply Current	—	—	70	mA	V <sub>CC</sub> = MAX

\* Normal test conditions for this device are all four outputs switching simultaneously. Two outputs of the 74F803 can be tied together and the I<sub>OH</sub> doubles.

- For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
- Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS (T<sub>A</sub> = 0 to 70°C, V<sub>CC</sub> = 5.0 V ± 10%, see Note 1)

Symbol	Parameter	C <sub>L</sub> = 50 pF		C <sub>L</sub> = 100 pF		Unit
		Min	Max	Min	Max	
f <sub>max</sub>	Maximum Clock Frequency	70	—	50	—	MHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay CP to On	3.0	7.5	3.0	10	ns
t <sub>pV</sub>	Propagation Delay CP to On Variation (see Note 3)	—	3.0	—	4.0	ns
t <sub>ps</sub> O <sub>1</sub>	Propagation Delay Skew  t <sub>PLH</sub> Actual – t <sub>PHL</sub> Actual  for O <sub>1</sub> Only	—	1.0	—	2.0	ns
t <sub>ps</sub> O <sub>0</sub> , O <sub>2</sub> , O <sub>3</sub>	Propagation Delay Skew  t <sub>PLH</sub> Actual – t <sub>PHL</sub> Actual  for O <sub>0</sub> , O <sub>2</sub> , O <sub>3</sub>	—	1.5	—	2.0	ns
t <sub>os</sub>	Output to Output Skew (see Note 2)  t <sub>p</sub> On – t <sub>p</sub> Om	—	1.5	—	2.5	ns
t <sub>rise</sub> , t <sub>fall</sub> O <sub>1</sub>	Rise/Fall Time for O <sub>1</sub> (0.8 to 2.0 V)	—	3.0	—	4.0	ns
t <sub>rise</sub> , t <sub>fall</sub> O <sub>0</sub> , O <sub>2</sub> , O <sub>3</sub>	Rise/Fall Time for O <sub>0</sub> , O <sub>2</sub> , O <sub>3</sub> (0.8 to 2.0 V)	—	3.5	—	4.5	ns

- The test conditions used are all four outputs switching simultaneously. The AC characteristics described above (except for O<sub>1</sub>) are also guaranteed when two outputs are tied together.
- Where t<sub>p</sub> On and t<sub>p</sub> Om are the actual propagation delays (any combination of high or low) for two separate outputs from a given high transition of CP.
- For a given set of conditions (i.e., capacitive load, temperature, V<sub>CC</sub>, and number of outputs switching simultaneously) the variation from device to device is guaranteed to be less than or equal to the maximum.


**AC OPERATING REQUIREMENTS** ( $T_A = 0$  to  $70^\circ\text{C}$ ,  $V_{CC} = 5.0\text{ V} \pm 10\%$ )

Symbol	Parameter	$C_L = 50\text{ pF}$		$C_L = 100\text{ pF}$		Unit
		Min	Max	Min	Max	
$t_{s(H)}$ $t_{s(L)}$	Setup Time, HIGH or LOW $D_n$ to CP	3.0 3.0	— —	4.0 4.0	— —	ns
$t_f$	$t_p + t_s$ (see Note)	—	9.0	—	12	ns
$t_{h(H)}$ $t_{h(L)}$	Hold Time, HIGH or LOW $D_n$ to CP	2.0 2.0	— —	2.0 2.0	— —	ns
$t_{w(H)}$ $t_{w(L)}$	CP Pulse Width HIGH or LOW	7.0 6.0	— —	8.0 8.0	— —	ns

The combination of the setup time ( $t_s$ ) requirement and maximum propagation delay ( $t_p$ ) are guaranteed to be within this limit for all conditions.

**APPLICATION NOTE**

The closely matched outputs of the MC74F803 provide an ideal interface for the clock input of Motorola's high-frequency microprocessors.

**74F803 INTERFACE AS CLOCK TO MC68020 SYSTEM**

## ARCHIVE INFORMATION

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	8.56	8.75	0.337	0.344
B	3.80	4.00	0.150	0.157
C	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27	BSC	0.050	BSC
J	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
M	0	7	0	7
P	5.80	6.20	0.229	0.244
R	0.25	0.50	0.010	0.019