

**Octal D-type flip-flop; positive-edge trigger (3-State)****54ABT374****FEATURES**

- 8-bit positive edge triggered register
- 3-State output buffers
- Output capability: +48mA/-24mA
- Latch-up protection exceeds 500mA per JEDEC JC40.2 Std 17
- ESD protection exceeds 2000V per MIL STD 883 Method 3015 and 200V per Machine Model

**DESCRIPTION**

The 54ABT374 high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive.

The 54ABT374 device is an 8-bit, edge triggered register coupled to eight 3-State output buffers. The two sections of the device are controlled independently by the clock (CP) and Output Enable (OE) control gates.

The register is fully edge triggered. The state of each D input, one set-up time before the

Low-to-High clock transition, is transferred to the corresponding flip-flop's Q output.

The 3-State output buffers are designed to drive heavily loaded 3-State buses, MOS memories, or MOS microprocessors. The active-Low Output Enable (OE) controls all eight 3-State buffers independent of the latch operation.

When OE is Low, the latched or transparent data appears at the outputs. When OE is High, the outputs are in the High-impedance "OFF" state, which means they will neither drive nor load the bus.



**ORDERING INFORMATION**

DESCRIPTION	ORDER CODE	PACKAGE DESIGNATOR*
20-Pin Ceramic DIP	54ABT374/BRA	GDIP1-T20
20-Pin Ceramic LLCC	54ABT374/B2A	CQCC2-N20

\* MIL-STD 1835 or Appendix A of 1995 Military Data Handbook

**PIN DESCRIPTION**


PIN NUMBER	SYMBOL	NAME AND FUNCTION
1	OE	Output enable input (active Low)
3, 4, 7, 8, 13, 14, 17, 18	D0 - D7	Data inputs
2, 5, 6, 9, 12, 15, 16, 19	Q0 - Q7	3-State outputs
11	CP	Clock Pulse input (active rising edge)
10	GND	Ground (0V)
20	V <sub>CC</sub>	Positive supply voltage

**PIN CONFIGURATION****LOGIC SYMBOL**

## Octal D-type flip-flop; positive-edge trigger (3-State)

54ABT374

## LLCC LEAD CONFIGURATION



## FUNCTION TABLE

OE	INPUTS		INTERNAL REGISTER	OUTPUTS Q0 - Q7	OPERATING MODE
	CP	Dn			
L	↑	I	L	L	Load and read register
L	‡	X	NC	NC	Hold
H	‡	X	NC	Z	Disable outputs
Dn	↑	Dn	Dn	Z	

H = High voltage level

h = High voltage level one setup time prior to the Low-to-High clock transition

L = Low voltage level

I = Low voltage level one setup time prior to the Low-to-High clock transition

NC = No change


X = Don't care

Z = High impedance "off" state

↑ = Low-to-High Clock transition

‡ = Not a Low-to-High Clock transition

## LOGIC DIAGRAM



## Octal D-type flip-flop; positive-edge trigger (3-State)

54ABT374

ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V <sub>CC</sub>	DC supply voltage range		-0.5 to +7.0	V
I <sub>IK</sub>	DC input diode current	V <sub>I</sub> < 0	-18	mA
V <sub>I</sub>	DC input voltage range <sup>2</sup>		-1.2 to +7.0	V
I <sub>OK</sub>	DC output diode current	V <sub>O</sub> < 0	-50	mA
V <sub>O</sub>	DC output voltage range <sup>2</sup>	Output in Off or High state	-0.5 to +5.5	V
I <sub>O</sub>	DC output current	Output in Low state	96	mA
T <sub>STG</sub>	Storage temperature range		-65 to +150	°C

## RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS		UNIT
		MIN	MAX	
V <sub>CC</sub>	DC supply voltage	4.5	5.5	V
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>	V
V <sub>IH</sub>	High-level input voltage	2.0		V
V <sub>IL</sub>	Low-level input voltage		0.8	V
I <sub>OH</sub>	High-level output current		-24	mA
I <sub>OL</sub>	Low-level output current		48	mA
Δt/ΔV	Input transition rise or fall rate	0	5	ns/V
T <sub>amb</sub>	Operating free-air temperature range	-55	+125	°C

## DC ELECTRICAL CHARACTERISTICS

V<sub>CC</sub> = MAX, V<sub>I</sub> = V<sub>IL</sub> or V<sub>IH</sub> unless otherwise noted.

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS		UNIT	
			T <sub>amb</sub> = -55 to +125°C			
			MIN	MAX		
V <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> = 4.5V, I <sub>IK</sub> = -18mA		-1.2	V	
V <sub>OH</sub>	High-level output voltage	V <sub>CC</sub> = MIN; I <sub>OH</sub> = 3mA	2.5		V	
		V <sub>CC</sub> = 5.0V; I <sub>OH</sub> = 3mA	3.0			
		V <sub>CC</sub> = MIN; I <sub>OH</sub> = MAX	2.0			
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> = 4.5V; I <sub>OL</sub> = 48mA		0.55	V	
I <sub>I</sub>	Input leakage current	V <sub>I</sub> = GND or 5.5V		±1.0	µA	
I <sub>OZH</sub>	3-State output High current	V <sub>O</sub> = 2.7V, V <sub>I</sub> = V <sub>IL</sub> or 3.0V <sup>3</sup>		10	µA	
I <sub>OZL</sub>	3-State output Low current	V <sub>O</sub> = 0.5V, V <sub>I</sub> = V <sub>IL</sub> or 3.0V <sup>3</sup>		-10	µA	
I <sub>O</sub>	Output current <sup>4</sup>	V <sub>O</sub> = 2.5V, V <sub>I</sub> = GND or V <sub>CC</sub>	-50	-180	mA	
I <sub>OFF</sub>	Power off leakage current	V <sub>CC</sub> = 0V, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5V TA = 25°C only	-100	100	µA	
I <sub>CEx</sub>	Output high leakage current	V <sub>CC</sub> = 5.5V, V <sub>O</sub> = 5.5V		50	µA	
I <sub>CCH</sub>	Quiescent supply current	Outputs High, V <sub>I</sub> = GND or V <sub>CC</sub>		250	µA	
		Outputs Low, V <sub>I</sub> = GND or V <sub>CC</sub>		30	mA	
		Outputs 3-State, V <sub>I</sub> = GND or V <sub>CC</sub>		250	µA	
ΔI <sub>CC</sub>	Additional supply current per input pin <sup>5</sup>	One input at 3.4V, other inputs at V <sub>CC</sub> or GND		1.5	mA	

## Octal D-type flip-flop; positive-edge trigger (3-State)

54ABT374

## AC ELECTRICAL CHARACTERISTICS

GND = 0V,  $t_R = t_F = 2.5\text{ns}$ ,  $C_L = 50\text{pF}$ ,  $R_L = 500\Omega$ 

SYMBOL	PARAMETER	WAVEFORM	LIMITS					UNIT	
			$T_{amb} = +25^\circ\text{C}$ $V_{CC} = +5.0\text{V}$			$T_{amb} = -55^\circ\text{C to } +125^\circ\text{C}$ $V_{CC} = +5.0\text{V} \pm 0.5\text{V}$			
			MIN	TYP	MAX	MIN	MAX		
$f_{MAX}$	Maximum Clock frequency	Waveform 1	150	200		150		MHz	
$t_{PLH}$ $t_{PHL}$	Propagation delay CP to Qn	Waveform 1	2.2 3.1	3.9 4.8	5.7 6.6	1.8 2.6	6.6 7.6	ns ns	
$t_{PZH}$ $t_{PZL}$	Output enable time to High and Low level	Waveform 3 Waveform 4	1.2 2.3	3.2 4.7	4.7 6.2	0.8 1.5	5.7 7.2	ns ns	
$t_{PHZ}$ $t_{PLZ}$	Output disable time from High and Low level	Waveform 3 Waveform 4	2.3 1.9	4.8 4.0	6.1 6.0	1.3 1.0	7.2 7.0	ns ns	

## AC SETUP REQUIREMENTS

GND = 0V,  $t_R = t_F = 2.5\text{ns}$ ,  $C_L = 50\text{pF}$ ,  $R_L = 500\Omega$ 

SYMBOL	PARAMETER	WAVEFORM	LIMITS					UNIT	
			$T_{amb} = +25^\circ\text{C}$ $V_{CC} = +5.0\text{V}$			$T_{amb} = -55^\circ\text{C to } +125^\circ\text{C}$ $V_{CC} = +5.0\text{V} \pm 0.5\text{V}$			
			MIN	TYP	MAX	MIN	MAX		
$t_S(H)^6$ $t_S(L)^6$	Setup time Dn to CP	Waveform 2	2.0 2.0			2.5 2.5		ns ns	
$t_h(H)^6$ $t_h(L)^6$	Hold time Dn to CP	Waveform 2	2.0 2.0			2.5 2.5		ns ns	
$t_w(H)^7$	CP pulse width High or Low	Waveform 1	3.3			3.3		ns	

## NOTES:


1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.
3. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
4. Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
5. This is the increase in supply current for each input at 3.4V.
6.  $t_{set}$  and  $t_{hold}$  limits that are less than 3.0ns are guaranteed, but are only tested to a 3.0ns limit due to tester limitations.
7.  $t_w$  limits that are less than 6.0ns are guaranteed, but are only tested to a 6.0ns limit due to tester limitations.
8. To accomodate ATE tester limitations,  $I_{OZ}$  tests are tested with  $V_{IH} = 3.0\text{V}$ , but 2.0V  $V_{IH}$  is guaranteed.

7110826 0085375 21T ■


## Octal D-type flip-flop; positive-edge trigger (3-State)

54ABT374


## AC WAVEFORMS

 $V_M = 1.5V$ ,  $V_{IN} = GND$  to  $3.0V$ 


Waveform 1. Propagation Delay, Clock Input to Output, Clock Pulse Width and Maximum Clock Frequency



Waveform 2. Data Setup and Hold Times




Waveform 3. 3-State Output Enable Time to High Level and Output Disable Time from High Level




Waveform 4. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level

**NOTE:** For all waveforms,  $V_M = 1.5V$   
The shaded areas indicate when the input is permitted to change for predictable output performance

## TEST CIRCUIT AND WAVEFORM



Test Circuit for 3-State Outputs



Input Pulse Definitions

## SWITCH POSITION

TEST	SWITCH
$t_{PLZ}$ , $t_{PZL}$ All other	closed closed open

INPUT PULSE REQUIREMENTS				
Amplitude	Rep. Rate	$t_W$	$t_R$	$t_F$
3.0V	1MHz	500ns	2.5ns	2.5ns

## DEFINITIONS:

 $R_L$  = Load Resistor; see AC Characteristics for value. $C_L$  = Load capacitance includes jig and probe capacitance; see AC Characteristics for value. $R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of pulse generators.

7110826 0085376 156

March 14, 1994

581