

MOS INTEGRATED CIRCUIT

μ PD78076, 78078

8-BIT SINGLE-CHIP MICROCONTROLLERS

DESCRIPTION

The μ PD78076 and 78078, which are the μ PD78078 Subseries products of the 78K/0 Series, are suitable for application in AV products.

Besides a high-speed, high-performance CPU, these microcontrollers have internal ROM, RAM, I/O ports, 8-bit resolution A/D converter, 8-bit resolution D/A converter, timer, serial interface, real-time output port, interrupt control, and various other peripheral hardware.

A one-time PROM version and an EPROM version (common name: μ PD78P078), both of which can operate in the same power supply voltage range as the mask ROM version, and various development tools are also available.

The details of the functions are described in the following user's manuals. Be sure to read them before designing.

μ PD78078, 78078Y Subseries User's Manual: U10641E

78K/0 Series User's Manual – Instructions: U12326E

FEATURES

- Internal high-capacity ROM and RAM

Part Number	Item Program Memory (ROM)	Data Memory			Package
		Internal High-Speed RAM	Internal Buffer RAM	Internal Expansion RAM	
μ PD78076	48 Kbytes	1024 bytes	32 bytes	1024 bytes	100-pin plastic QFP (14 × 20 mm, resin thickness 2.7 mm) 100-pin plastic QFP (14 × 14 mm, resin thickness 1.45 mm)
μ PD78078	60 Kbytes				100-pin plastic LQFP ^{Note} (14 × 14 mm, resin thickness 1.40 mm)

Note Under development

- External memory expansion space: 64 Kbytes
- Minimum instruction execution time can be changed from high-speed (0.4 μ s) to ultra-low-speed (122 μ s)
- I/O ports: 88 (N-ch open-drain: 8)
- 8-bit resolution A/D converter: 8 channels
- 8-bit resolution D/A converter: 2 channels
- Serial interface: 3 channels
 - 3-wire serial I/O/SBI/2-wire serial I/O mode: 1 channel
 - 3-wire serial I/O mode: 1 channel
 - 3-wire serial I/O and UART mode: 1 channel
- Timer: 7 channels
- Supply voltage: $V_{DD} = 1.8$ to 5.5 V

The information in this document is subject to change without notice.

APPLICATIONS

Cellular phones, cordless telephones, printers, AV equipment, air conditioners, cameras, PPCs, fuzzy-logic home appliances, vending machines, etc.

ORDERING INFORMATION

Part Number	Package
μ PD78076GF-xxxx-3BA	100-pin plastic QFP (14 × 20 mm, resin thickness 2.7 mm)
μ PD78076GC-xxxx-7EA	100-pin plastic QFP (fine pitch) (14 × 14 mm, resin thickness 1.45 mm)
μ PD78076GC-xxxx-8EU ^{Note}	100-pin plastic LQFP (fine pitch) (14 × 14 mm, resin thickness 1.40 mm)
μ PD78078GF-xxxx-3BA	100-pin plastic QFP (14 × 20 mm, resin thickness 2.7 mm)
μ PD78078GC-xxxx-7EA	100-pin plastic QFP (fine pitch) (14 × 14 mm, resin thickness 1.45 mm)
μ PD78078GC-xxxx-8EU ^{Note}	100-pin plastic LQFP (fine pitch) (14 × 14 mm, resin thickness 1.40 mm)


Note Under development

Caution The μ PD78076GC and μ PD78078GC include two types of packages. Contact an NEC sales representative for an available package.

Remark xxxx indicates the ROM code suffix.

★ 78K/0 SERIES DEVELOPMENT

These products are a further development in the 78K/0 Series. The designations appearing inside the boxes are subseries names.



Note Under development

The major functional differences among the subseries are shown below.

Subseries Name	Function	ROM Capacity	Timer				8-bit A/D	10-bit A/D	8-bit D/A	Serial Interface	I/O	V_{DD} MIN. Value	External Expansion					
			8-bit	16-bit	Watch	WDT												
Control	μ PD78075B	32 K to 40 K	4 ch	1 ch	1 ch	1 ch	8 ch	–	2 ch	3 ch (UART: 1 ch)	88	1.8 V	√					
	μ PD78078	48 K to 60 K									61	2.7 V						
	μ PD78070A	–									68	1.8 V						
	μ PD780058	24 K to 60 K		2 ch						3 ch (time division UART: 1 ch)	69	2.7 V						
	μ PD78058F	48 K to 60 K									51	1.8 V						
	μ PD78054	16 K to 60 K								3 ch (UART: 1 ch)	2.0 V	–						
	μ PD780034	8 K to 32 K									53	–						
	μ PD780024	–	8 ch	8 ch	–	–	–	3 ch (UART: 1 ch, time division 3-wire: 1 ch)	53	2.7 V	–	–						
	μ PD78014H	–																
	μ PD78018F	8 K to 60 K																
	μ PD78014	8 K to 32 K																
	μ PD780001	8 K																
Inverter control	μ PD780002	8 K to 16 K		–	–	1 ch	–	8 ch	–	2 ch	39	–	–					
	μ PD780083	–			–	8 ch					53	–						
	μ PD780988	32 K to 60 K	3 ch	Note 1	–	1 ch				3 ch (UART: 2 ch)	47	4.0 V						
	μ PD780964	8 K to 32 K	8 K to 32 K		–	–					2.7 V							
FIP drive	μ PD780924	–	8 ch		–	–				2 ch (UART: 2 ch)								
	μ PD780208	32 K to 60 K	2 ch	1 ch	1 ch	1 ch	8 ch	–	–	2 ch	74	2.7 V	–					
	μ PD780228	48 K to 60 K	3 ch	–	–					1 ch	72	4.5 V						
	μ PD78044H	32 K to 48 K	2 ch	1 ch	1 ch					2 ch	68	2.7 V						
LCD drive	μ PD78044F	16 K to 40 K	–	–	–					3 ch (time division UART: 1 ch)	57	2.0 V	–					
	μ PD780308	48 K to 60 K	2 ch	1 ch	1 ch		1 ch	8 ch	–	–	3 ch (UART: 1 ch)	2.7 V						
	μ PD78064B	32 K	–	–	–						2 ch (UART: 1 ch)							
IEBus supported	μ PD78064	16 K to 32 K	–	–	–						2 ch (UART: 1 ch)	69	2.7 V	√				
	μ PD78098B	40 K to 60 K	2 ch	1 ch	1 ch						3 ch (UART: 1 ch)	56	4.5 V					
Meter control	μ PD78098	32 K to 60 K	–	–	–	–	–	–	–	2 ch (UART: 1 ch)								

Notes 1. 16-bit timer: 2 channels

10-bit timer: 1 channel

2. 10-bit timer: 1 channel

OVERVIEW OF FUNCTION

Part Number		μ PD78076	μ PD78078												
Item															
Internal memory	ROM	48 Kbytes	60 Kbytes												
	High-speed RAM	1024 bytes													
	Buffer RAM	32 bytes													
	Expansion RAM	1024 bytes													
Memory space		64 Kbytes													
General-purpose registers		8 bits × 32 registers (8 bits × 8 registers × 4 banks)													
Minimum instruction execution		On-chip minimum instruction execution time variable function													
	When main system clock selected	0.4 μ s/0.8 μ s/1.6 μ s/3.2 μ s/6.4 μ s/12.8 μ s (at 5.0-MHz operation)													
	When subsystem clock selected	122 μ s (at 32.768-kHz operation)													
Instruction set		<ul style="list-style-type: none"> • 16-bit operation • Multiply/divide (8 bits × 8 bits, 16 bits ÷ 8 bits) • Bit manipulate (set, reset, test, Boolean operation) • BCD adjust, etc. 													
I/O ports		<table style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 10%;">Total</td><td style="width: 10%;">:</td><td style="width: 80%;">88</td></tr> <tr> <td>• CMOS input</td><td>:</td><td>2</td></tr> <tr> <td>• CMOS I/O</td><td>:</td><td>78</td></tr> <tr> <td>• N-ch open-drain I/O</td><td>:</td><td>8</td></tr> </table>	Total	:	88	• CMOS input	:	2	• CMOS I/O	:	78	• N-ch open-drain I/O	:	8	
Total	:	88													
• CMOS input	:	2													
• CMOS I/O	:	78													
• N-ch open-drain I/O	:	8													
A/D converter		• 8-bit resolution × 8 channels													
D/A converter		• 8-bit resolution × 2 channels													
Serial interface		<ul style="list-style-type: none"> • 3-wire serial I/O/SBI/2-wire serial I/O mode selectable : 1 channel • 3-wire serial I/O mode (up to 32-byte automatic data transmit/receive function is provided) : 1 channel • 3-wire serial I/O/UART mode selectable : 1 channel 													
Timer		<ul style="list-style-type: none"> • 16-bit timer/event counter : 1 channel • 8-bit timer/event counter : 4 channels • Watch timer : 1 channel • Watchdog timer : 1 channel 													
Timer output		5 (14-bit PWM output × 1, 8-bit PWM output × 2)													
Clock output		<ul style="list-style-type: none"> • 19.5 kHz, 39.1 kHz, 78.1 kHz, 156 kHz, 313 kHz, 625 kHz, 1.25 MHz, 2.5 MHz, 5.0 MHz (@ 5.0-MHz operation with main system clock) • 32.768 kHz (@ 32.768-kHz operation with subsystem clock) 													
Buzzer output		1.2 kHz, 2.4 kHz, 4.9 kHz, 9.8 kHz (@ 5.0-MHz operation with main system clock)													
Vectored interrupt sources	Maskable	Internal: 15, External: 7													
	Non-maskable	Internal: 1													
	Software	1													
Test input		Internal: 1, External: 1													
Supply voltage		$V_{DD} = 1.8$ to 5.5 V													
Package		<ul style="list-style-type: none"> • 100-pin plastic QFP (14 × 20 mm, resin thickness 2.7 mm) • 100-pin plastic QFP (fine pitch) (14 × 14 mm, resin thickness 1.45 mm) • 100-pin plastic LQFP (fine pitch) (14 × 14 mm, resin thickness 1.40 mm) <small>Note</small> 													

Note Under development


CONTENTS

1. PIN CONFIGURATION (TOP VIEW)	7
2. BLOCK DIAGRAM	10
3. PIN FUNCTIONS	11
3.1 Port Pins	11
3.2 Non-port Pins	13
3.3 Pin I/O Circuits and Recommended Connection of Unused Pins	15
4. MEMORY SPACE	19
5. PERIPHERAL HARDWARE FUNCTIONS	20
5.1 Ports	20
5.2 Clock Generator	21
5.3 Timer/Event Counter	21
5.4 Clock Output Control Circuit	25
5.5 Buzzer Output Control Circuit	25
5.6 A/D Converter	26
5.7 D/A Converter	26
5.8 Serial Interfaces	27
5.9 Real-Time Output Port	29
6. INTERRUPT FUNCTIONS AND TEST FUNCTIONS	30
6.1 Interrupt Functions	30
6.2 Test Functions	33
7. EXTERNAL DEVICE EXPANSION FUNCTIONS	34
8. STANDBY FUNCTION	34
9. RESET FUNCTION	35
10. INSTRUCTION SET	36
11. ELECTRICAL SPECIFICATIONS	38
12. CHARACTERISTIC CURVES (REFERENCE VALUE)	66
13. PACKAGE DRAWINGS	71
14. RECOMMENDED SOLDERING CONDITIONS	74
APPENDIX A. DEVELOPMENT TOOLS	75
APPENDIX B. RELATED DOCUMENTS	78

1. PIN CONFIGURATION (TOP VIEW)

- 100-pin plastic QFP (14 × 20 mm, resin thickness 2.7 mm)


μ PD78076GF-xxxx-3BA, 78078GF-xxxx-3BA



Cautions 1. Connect IC (internally connected) pin directly to Vss.

2. Connect AV_{DD} pin to V_{DD}.
3. Connect AV_{ss} pin to V_{ss}.

- 100-pin plastic QFP (fine pitch) (14 × 14 mm, resin thickness 1.45 mm)**
 μ PD78076GC-xxxx-7EA, 78078GC-xxxx-7EA
- 100-pin plastic LQFP (fine pitch) (14 × 14 mm, resin thickness 1.40 mm)**
 μ PD78076GC-xxxx-8EU^{Note}, 78078GC-xxxx-8EU^{Note}




Note Under development

Cautions

1. Connect IC (internally connected) pin directly to V_{SS}.
2. Connect AV_{DD} pin to V_{DD}.
3. Connect AV_{VSS} pin to V_{SS}.

A0 to A15	: Address Bus	P100 to P103	: Port10
AD0 to AD7	: Address/Data Bus	P120 to P127	: Port12
ANIO to ANI7	: Analog Input	P130, P131	: Port13
ANO0, ANO1	: Analog Output	<u>PCL</u>	: Programmable Clock
ASCK	: Asynchronous Serial Clock	<u>RD</u>	: Read Strobe
ASTB	: Address Strobe	<u>RESET</u>	: Reset
AV _{DD}	: Analog Power Supply	RTP0 to RTP7	: Real-Time Output Port
AV _{REF0} , AV _{REF1}	: Analog Reference Voltage	RxD	: Receive Data
AV _{ss}	: Analog Ground	SB0, SB1	: Serial Bus
BUSY	: Busy	<u>SCK0</u> to <u>SCK2</u>	: Serial Clock
BUZ	: Buzzer Clock	SI0 to SI2	: Serial Input
IC	: Internally Connected	SO0 to SO2	: Serial Output
INTP0 to INTP6	: Interrupt from Peripherals	STB	: Strobe
P00 to P07	: Port0	TI00, TI01	: Timer Input
P10 to P17	: Port1	TI1, TI2, TI5, TI6	: Timer Input
P20 to P27	: Port2	TO0 to TO2, TO5, TO6	: Timer Output
P30 to P37	: Port3	TxD	: Transmit Data
P40 to P47	: Port4	V _{DD}	: Power Supply
P50 to P57	: Port5	V _{ss}	: Ground
P60 to P67	: Port6	<u>WAIT</u>	: Wait
P70 to P72	: Port7	<u>WR</u>	: Write Strobe
P80 to P87	: Port8	X1, X2	: Crystal (Main System Clock)
P90 to P96	: Port9	XT1, XT2	: Crystal (Subsystem Clock)

2. BLOCK DIAGRAM



Remark The internal ROM capacity depends on the product.

3. PIN FUNCTIONS

3.1 Port Pins (1/2)

Pin Name	I/O	Function		After Reset	Alternate Function	
P00	Input	Port 0 8-bit input/output port	Input only	Input	INTP0/TI00	
P01	Input/ output		Input/output can be specified bit-wise. When used as an input port, an on-chip pull-up resistor can be used by means of software.		INTP1/TI01	
P02					INTP2	
P03					INTP3	
P04					INTP4	
P05					INTP5	
P06					INTP6	
P07 ^{Note 1}	Input		Input only		XT1	
P10 to P17	Input/ output	Port 1 8-bit input/output port Input/output can be specified bit-wise. When used as an input port, an on-chip pull-up resistor can be used by means of software. ^{Note 2}		Input	ANI0 to ANI7	
P20	Input/ output	Port 2 8-bit input/output port Input/output can be specified bit-wise. When used as an input port, an on-chip pull-up resistor can be used by means of software.		Input	SI1	
P21					SO1	
P22					SCK1	
P23					STB	
P24					BUSY	
P25					SI0/SB0	
P26					SO0/SB1	
P27					SCK0	
P30	Input/ output	Port 3 8-bit input/output port Input/output can be specified bit-wise. When used as an input port, an on-chip pull-up resistor can be used by means of software.		Input	TO0	
P31					TO1	
P32					TO2	
P33					TI1	
P34					TI2	
P35					PCL	
P36					BUZ	
P37					—	
P40 to P47	Input/ output	Port 4 8-bit input/output port Input/output can be specified in 8-bit units. When used as an input port, an on-chip pull-up resistor can be used by means of software. Test input flag (KRIFF) is set to 1 by falling edge detection.		Input	AD0 to AD7	

- Notes**
1. When using the P07/XT1 pins as an input port, set to 1 bit 6 (FRC) of the processor clock control register (PCC). (Do not use the on-chip feedback resistor of the subsystem clock oscillator.)
 2. When using the P10/ANI0 to P17/ANI7 pins as the A/D converter analog input, set port 1 to the input mode. At this time, on-chip pull-up resistor is automatically disconnected.

3.1 Port Pins (2/2)

Pin Name	I/O	Function		After Reset	Alternate Function	
P50 to P57	Input/output	Port 5 8-bit input/output port LEDs can be driven directly. Input/output can be specified bit-wise. When used as an input port, an on-chip pull-up resistor can be used by means of software.		Input	A8 to A15	
P60	Input/output	Port 6 8-bit input/ output port Input/output can be specified bit-wise.	N-ch open-drain input/output port. An on-chip pull-up resistor can be specified by mask option. LEDs can be driven directly.	Input	—	
P61					RD	
P62					WR	
P63					WAIT	
P64					ASTB	
P65					SI2/RxD	
P66					SO2/TxD	
P67					SCK2/ASCK	
P70	Input/output	Port 7 3-bit input/output port Input/output can be specified bit-wise. When used as an input port, an on-chip pull-up resistor can be used by means of software.		Input	A0 to A7	
P71					TI5/TO5	
P72					TI6/TO6	
P80 to P87	Input/output	Port 8 8-bit input/output port Input/output can be specified bit-wise. When used as an input port, an on-chip pull-up resistor can be used by means of software.		Input	—	
P90	Input/output	Port 9 7-bit input/output port Input/output can be specified bit-wise.	N-ch open-drain input/output port. An on-chip pull-up resistor can be specified by mask option. LEDs can be driven directly.	Input	—	
P91					—	
P92					—	
P93					—	
P94					—	
P95					—	
P96					—	
P100	Input/output	Port 10 4-bit input/output port Input/output can be specified bit-wise. When used as an input port, an on-chip pull-up resistor can be used by means of software.		Input	—	
P101					—	
P102, P103					—	
P120 to P127	Input/output	Port 12 8-bit input/output port Input/output can be specified bit-wise. When used as an input port, an on-chip pull-up resistor can be used by means of software.		Input	RTP0 to RTP7	
P130, P131	Input/output	Port 13 2-bit input/output port Input/output can be specified bit-wise. When used as an input port, an on-chip pull-up resistor can be used by means of software.		Input	ANO0, ANO1	

3.2 Non-port Pins (1/2)

Pin Name	I/O	Function	After Reset	Alternate Function
INTP0	Input	External interrupt request input for which the active edge (rising edge, falling edge, or both rising and falling edges) can be specified.	Input	P00/TI00
INTP1				P01/TI01
INTP2				P02
INTP3				P03
INTP4				P04
INTP5				P05
INTP6				P06
SI0				P25/SB0
SI1	Input	Serial interface serial data input	Input	P20
SI2				P70/RxD
SO0				P26/SB1
SO1	Output	Serial interface serial data output	Input	P21
SO2				P71/TxD
SB0	Input/ output	Serial interface serial data input/output	Input	P25/SI0
SB1				P26/SO0
SCK0	Input/ Output	Serial interface serial clock input/output	Input	P27
SCK1				P22
SCK2				P72/ASCK
STB	Output	Serial interface automatic transmit/receive strobe output	Input	P23
BUSY	Input	Serial interface automatic transmit/receive busy input	Input	P24
RxD	Input	Asynchronous serial interface serial data input	Input	P70/SI2
TxD	Output	Asynchronous serial interface serial data output	Input	P71/SO2
ASCK	Input	Asynchronous serial interface serial clock input	Input	P72/SCK2
TI00	Input	External count clock input to 16-bit timer (TM0)	Input	P00/INTP0
TI01		Capture trigger signal input to capture register (CR00)		P01/INTP1
TI1		External count clock input to 8-bit timer (TM1)		P33
TI2		External count clock input to 8-bit timer (TM2)		P34
TI5		External count clock input to 8-bit timer (TM5)		P100/TO5
TI6		External count clock input to 8-bit timer (TM6)		P101/TO6
TO0		16-bit timer (TM0) output (also used for 14-bit PWM output)		P30
TO1	Output	8-bit timer (TM1) output	Input	P31
TO2		8-bit timer (TM2) output		P32
TO5		8-bit timer (TM5) output (also used for 8-bit PWM output)		P100/TO5
TO6		8-bit timer (TM6) output (also used for 8-bit PWM output)		P101/TO6
PCL		Clock output (for main system clock, subsystem clock trimming)	Input	P35
BUZ	Output	Buzzer output	Input	P36
RTP0 to RTP7	Output	Real-time output port from which data is output in synchronization with a trigger	Input	P120 to P127

3.2 Non-port Pins (1/2)

Pin Name	I/O	Function	After Reset	Alternate Function
AD0 to AD7	Input/output	Low-order address/data bus at external memory expansion	Input	P40 to P47
A0 to A7	Output	Low-order address bus at external memory expansion	Input	P80 to P87
A8 to A15	Output	High-order address bus at external memory expansion	Input	P50 to P57
<u>RD</u>	Output	External memory read operation strobe signal output	Input	P64
<u>WR</u>		External memory write operation strobe signal output		P65
<u>WAIT</u>	Input	Wait insertion at external memory access	Input	P66
ASTB	Output	Strobe output which externally latches the address information to ports 4, 5, and 8 to access external memory	Input	P67
ANIO to ANI7	Input	A/D converter analog input	Input	P10 to P17
ANO0, ANO1	Output	D/A converter analog output	Input	P130, P131
AV _{REF0}	Input	A/D converter reference voltage input	—	—
AV _{REF1}	Input	D/A converter reference voltage input	—	—
AV _{DD}	—	A/D converter analog power supply. Connect to V _{DD} .	—	—
AV _{ss}	—	A/D converter and D/A converter ground potential. Connect to V _{ss} .	—	—
RESET	Input	System reset input	—	—
X1	Input	Crystal resonator connection for main system clock oscillation	—	—
X2	—		—	—
XT1	Input	Crystal resonator connection for subsystem clock oscillation	Input	P07
XT2	—		—	—
V _{DD}	—	Positive power supply	—	—
V _{ss}	—	Ground potential	—	—
IC	—	Internally connected. Connect directly to V _{ss} .	—	—

3.3 Pin I/O Circuits and Recommended Connection of Unused Pins

The input/output circuit type of each pin and recommended connection of unused pins are shown in Table 3-1. For the input/output circuit configuration of each type, see Figure 3-1.

Table 3-1. Types of Pin Input/Output Circuits (1/2)

Pin Name	Input/Output Circuit Type	I/O	Recommended Connection for Unused Pins		
P00/INTP0/TI00	2	Input	Connect to V _{SS} .		
P01/INTP1/TI01	8-A	Input/output	Independently connect to V _{SS} via a resistor.		
P02/INTP2					
P03/INTP3					
P04/INTP4					
P05/INTP5					
P06/INTP6					
P07/XT1	16	Input	Connected to V _{DD} .		
P10/ANI0 to P17/ANI7	11	Input/output	Independently connect to V _{DD} or V _{SS} via a resistor.		
P20/SI1	8-A				
P21/SO1	5-A				
P22/SCK1	8-A				
P23/STB	5-A				
P24/BUSY	8-A				
P25/SI0/SB0	10-A				
P26/SO0/SB1					
P27/SCK0					
P30/TO0	5-A				
P31/TO1					
P32/TO2					
P33/TI1	8-A				
P34/TI2					
P35/PCL	5-A				
P36/BUZ					
P37					
P40/AD0 to P47/AD7	5-E	Input/output	Independently connect to V _{DD} via a resistor.		
P50/A8 to P57/A15	5-A	Input/output	Independently connect to V _{DD} or V _{SS} via a resistor.		
P60 to P63	13-B	Input/output	Independently connect to V _{DD} via a resistor.		
P64/RD	5-A	Input/output	Independently connect to V _{DD} or V _{SS} via a resistor.		
P65/WR					
P66/WAIT					
P67/ASTB					

Table 3-1. Types of Pin Input/Output Circuits (2/2)

Pin Name	Input/Output Circuit Type	I/O	Recommended Connection for Unused Pins
P70/SI2/RxD	8-A	Input/output	Independently connect to V _{DD} or V _{SS} via a resistor.
P71/SO2/TxD	5-A		
P72/ <u>SCK2</u> /ASCK	8-A		
P80/A0 to P87/A7	5-A		
P90 to P93	13-B	Input/output	Independently connect to V _{DD} via a resistor.
P94 to P96	5-A	Input/output	Independently connect to V _{DD} or V _{SS} via a resistor.
P100/TI5/TO5	8-A		
P101/TI6/TO6			
P102, P103	5-A		
P120/RTP0 to P127/RTP7			
P130/ANO0, P131/ANO1	12-A	Input/output	Independently connect to V _{SS} via a resistor.
RESET	2	Input	—
XT2	16	—	Leave open.
AV _{REF0}	—		Connect to V _{SS} .
AV _{REF1}			Connect to V _{DD} .
AV _{DD}			
AV _{SS}			Connect to V _{SS} .
IC			Connect directly to V _{SS} .

Figure 3-1. Pin Input/Output Circuits (1/2)






Figure 3-1. Pin Input/Output Circuits (2/2)



4. MEMORY SPACE

The memory map of the μ PD78076 and 78078 is shown in Figure 4-1.

Figure 4-1. Memory Map



- Notes**
1. If external device expansion functions are to be employed for the μ PD78078, set the size of the internal ROM to 56 Kbytes or below using the memory size switching register (IMS).
 2. The internal ROM capacity depends on the product. (See the following table.)

Part Number	Internal ROM Last Address nnnnH
μ PD78076	BFFFH
μ PD78078	EFFFH

5. PERIPHERAL HARDWARE FUNCTIONS

5.1 Ports

Input/output ports are classified into three types.

• CMOS input (P00, P07)	: 2
• CMOS input/output (P01 to P06, Port 1 to 5, P64 to P67, Port 7, Port 8, P94 to P96, Port 10, Port 12, Port 13)	: 78
• N-ch open-drain input/output (P60 to P63, P90 to P93)	: 8
Total	: 88

Table 5-1. Functions of Ports

Port Name	Pin Name	Function
Port 0	P00, P07	Input only.
	P01 to P06	Input/output port. Input/output can be specified bit-wise. When used as an input port, an on-chip pull-up resistor can be used by means of software.
Port 1	P10 to P17	Input/output port. Input/output can be specified bit-wise. When used as an input port, an on-chip pull-up resistor can be used by means of software.
Port 2	P20 to P27	Input/output port. Input/output can be specified bit-wise. When used as an input port, an on-chip pull-up resistor can be used by means of software.
Port 3	P30 to P37	Input/output port. Input/output can be specified bit-wise. When used as an input port, an on-chip pull-up resistor can be used by means of software.
Port 4	P40 to P47	Input/output port. Input/output can be specified in 8-bit units. When used as an input port, an on-chip pull-up resistor can be used by means of software. The test input flag (KRIF) is set to 1 by falling edge detection.
Port 5	P50 to P57	Input/output port. Input/output can be specified bit-wise. When used as an input port, an on-chip pull-up resistor can be used by means of software. LEDs can be driven directly.
Port 6	P60 to P63	N-ch open-drain input/output port. Input/output can be specified bit-wise. An on-chip pull-up resistor can be used by mask option. LEDs can be driven directly.
	P64 to P67	Input/output port. Input/output can be specified bit-wise. When used as an input port, an on-chip pull-up resistor can be used by means of software.
Port 7	P70 to P72	Input/output port. Input/output can be specified bit-wise. When used as an input port, an on-chip pull-up resistor can be used by means of software.
Port 8	P80 to P87	Input/output port. Input/output can be specified bit-wise. When used as an input port, an on-chip pull-up resistor can be used by means of software.
Port 9	P90 to P93	N-ch open-drain input/output port. Input/output can be specified bit-wise. An on-chip pull-up resistor can be used by mask option. LEDs can be driven directly.
	P94 to P96	Input/output port. Input/output can be specified bit-wise. When used as an input port, an on-chip pull-up resistor can be used by means of software.
Port 10	P100 to P103	Input/output port. Input/output can be specified bit-wise. When used as an input port, an on-chip pull-up resistor can be used by means of software.
Port 12	P120 to P127	Input/output port. Input/output can be specified bit-wise. When used as an input port, an on-chip pull-up resistor can be used by means of software.
Port 13	P130, P131	Input/output port. Input/output can be specified bit-wise. When used as an input port, an on-chip pull-up resistor can be used by means of software.


5.2 Clock Generator

There are two kinds of clock generators: main system and subsystem clock generators.

It is possible to change the minimum instruction execution time.

- 0.4 μ s/0.8 μ s/1.6 μ s/3.2 μ s/6.4 μ s/12.8 μ s (at main system clock frequency of 5.0 MHz)
- 122 μ s (at subsystem clock frequency of 32.768 kHz)

Figure 5-1. Clock Generator Block Diagram



5.3 Timer/Event Counter

There are the following seven timer/event counter channels:

- 16-bit timer/event counter : 1 channel
- 8-bit timer/event counter : 4 channels
- Watch timer : 1 channel
- Watchdog timer : 1 channel

Table 5-2. Operations of Timer/Event Counters

		16-bit Timer/Event Counter	8-bit Timer/Event Counters 1, 2	8-bit Timer/Event Counters 5, 6	Watch Timer	Watchdog Timer
Operation mode	Interval timer	1 channel	2 channels	2 channels	1 channel	1 channel
	External event counter	1 channel	2 channels	2 channels	—	—
Function	Timer output	1 output	2 outputs	2 outputs	—	—
	PWM output	1 output	—	2 outputs	—	—
	Pulse width measurement	2 inputs	—	—	—	—
	Square wave output	1 output	2 outputs	2 outputs	—	—
	One-shot pulse output	1 output	—	—	—	—
	Interrupt request	2	2	2	1	1
	Test input	—	—	—	1 input	—

Figure 5-2. 16-Bit Timer/Event Counter Block Diagram




Figure 5-3. 8-Bit Timer/Event Counters 1, 2 Block Diagram





Figure 5-4. 8-Bit Timer/Event Counters 5, 6 Block Diagram



$n = 5, 6$

Figure 5-5. Watch Timer Block Diagram





Figure 5-6. Watchdog Timer Block Diagram




5.4 Clock Output Control Circuit

This circuit can output clocks of the following frequencies:

- 19.5 kHz/39.1 kHz/78.1 kHz/156 kHz/313 kHz/625 kHz/1.25 MHz/2.5 MHz/5.0 MHz (at main system clock frequency of 5.0 MHz)
- 32.768 kHz (at subsystem clock frequency of 32.768 kHz)

Figure 5-7. Clock Output Control Circuit Block Diagram




5.5 Buzzer Output Control Circuit

This circuit can output clocks of the following frequencies that can be used for driving buzzers:

- 1.2 kHz/2.4 kHz/4.9 kHz/9.8 kHz (at main system clock frequency of 5.0 MHz)

Figure 5-8. Buzzer Output Control Circuit Block Diagram




5.6 A/D Converter

The A/D converter consists of eight 8-bit resolution channels.

A/D conversion can be started by the following two methods:

- Hardware starting
- Software starting

Figure 5-9. A/D Converter Block Diagram




5.7 D/A Converter

The D/A converter consists of two 8-bit resolution channels.

The conversion method is the R-2R resistor ladder method.

Figure 5-10. D/A Converter Block Diagram



$n = 0, 1$

$m = 4, 5$

$x = 1, 2$

5.8 Serial Interfaces

There are the following three on-chip serial interface channels synchronous with the clock:

- Serial interface channel 0
- Serial interface channel 1
- Serial interface channel 2

Table 5-3. Types and Functions of Serial Interfaces

Function	Serial Interface Channel 0	Serial Interface Channel 1	Serial Interface Channel 2
3-wire serial I/O mode	✓ (MSB/LSB first switching possible)	✓ (MSB/LSB first switching possible)	✓ (MSB/LSB first switching possible)
3-wire serial I/O mode with automatic data transmit/receive function	—	✓ (MSB/LSB first switching possible)	—
2-wire serial I/O mode	✓ (MSB first)	—	—
SBI mode	✓ (MSB first)	—	—
Asynchronous serial interface (UART) mode	—	—	(On-chip dedicated baud rate generator)

Figure 5-11. Serial Interface Channel 0 Block Diagram




Figure 5-12. Serial Interface Channel 1 Block Diagram





Figure 5-13. Serial Interface Channel 2 Block Diagram




5.9 Real-time Output Port

Data set previously in the real-time output buffer is transferred to the output latch by hardware concurrently with timer interrupt request or external interrupt request generation in order to output to off-chip. This is a real-time output function. Pins used to output to off-chip are called real-time output ports.

By using a real-time output port, a signal which has no jitter can be output. This is most applicable to control of stepping motor, etc.

Figure 5-14. Real-time Output Port Block Diagram



6. INTERRUPT FUNCTIONS AND TEST FUNCTIONS

6.1 Interrupt Functions

A total of 24 interrupt sources are provided, divided into the following three types.

- Non-maskable interrupt : 1
- Maskable interrupt : 22
- Software interrupt : 1


Table 6-1. List of Interrupt Sources

Interrupt Type	Default Priority <small>Note 1</small>	Interrupt Source		Internal/ External	Vector Table Address	Basic Configuration Type <small>Note 2</small>
		Name	Trigger			
Non-maskable	—	INTWDT	Overflow of watchdog timer (When the watchdog timer mode 1 is selected)	Internal	0004H	(A)
Maskable	0	INTWDT	Overflow of watchdog timer (When the interval timer mode is selected)			(B)
	1	INTP0	Pin input edge detection	External	0006H	(C)
	2	INTP1			0008H	(D)
	3	INTP2			000AH	
	4	INTP3			000CH	
	5	INTP4			000EH	
	6	INTP5			0010H	
	7	INTP6			0012H	
	8	INTCSI0	Completion of serial interface channel 0 transfer	Internal	0014H	(B)
	9	INTCSI1	Completion of serial interface channel 1 transfer		0016H	
	10	INTSER	Occurrence of serial interface channel 2 UART reception error		0018H	
	11	INTSR	Completion of serial interface channel 2 UART reception		001AH	
		INTCSI2	Completion of serial interface channel 2 3-wire transfer			
	12	INTST	Completion of serial interface channel 2 UART transmission		001CH	
	13	INTTM3	Reference interval signal from watch timer		001EH	
	14	INTTM00	Generation of matching signal of 16-bit timer register and capture/compare register (CR00)		0020H	
	15	INTTM01	Generation of matching signal of 16-bit timer register and capture/compare register (CR01)		0022H	
	16	INTTM1	Generation of matching signal of 8-bit timer/event counter 1		0024H	
	17	INTTM2	Generation of matching signal of 8-bit timer/event counter 2		0026H	
	18	INTAD	Completion of A/D conversion		0028H	
	19	INTTM5	Generation of matching signal of 8-bit timer/event counter 5		002AH	
	20	INTTM6	Generation of matching signal of 8-bit timer/event counter 6		002CH	
Software	—	BRK	Execution of BRK instruction	—	003EH	(E)


- Notes**
1. Default priority is the priority order when several maskable interrupt requests are generated at the same time. 0 is the highest order and 20 is the lowest order.
 2. Basic configuration types (A) to (E) correspond to (A) to (E) in Figure 6-1.

Figure 6-1. Interrupt Function Basic Configuration (1/2)

(A) Internal non-maskable interrupt



(B) Internal maskable interrupt



(C) External maskable interrupt (INTP0)






Figure 6-1. Interrupt Function Basic Configuration (2/2)

(D) External maskable interrupt (except INTP0)



(E) Software interrupt



IF : Interrupt request flag

E : Interrupt enable flag

ISP : In-service priority flag

MK : Interrupt mask flag

PR : Priority specification flag


6.2 Test Functions

Table 6-2 shows the two test functions available.

Table 6-2. Test Input Factors

Test Input Factor		Internal/ External
Name	Trigger	
INTWT	Overflow of watch timer	Internal
INTPT4	Detection of falling edge of port 4	External

Figure 6-2. Basic Configuration of Test Function



IF : Test input flag

MK : Test mask flag

7. EXTERNAL DEVICE EXPANSION FUNCTIONS

The external device expansion functions connect external devices to areas other than the internal ROM, RAM and SFR.

External devices connection uses ports 4 to 6 and port 8.

The external device expansion function has the following two modes:


- Separate bus mode : External devices are connected by using an independent address bus and data bus. Because an external latch circuit is not necessary, this mode is effective for reducing the number of components and the mounting area on a printed wiring board.
- Multiplexed bus mode : External devices are connected by using a time-division multiplexed address/data bus. This mode can reduce the number of ports used when external devices are connected.

8. STANDBY FUNCTION

The standby function is designed to reduce current consumption. It has the following two modes:

- HALT mode : In this mode, the CPU operation clock is stopped. The average current consumption can be reduced by intermittent operation by combining this mode with the normal operation mode.
- STOP mode : In this mode, oscillation of the main system clock is stopped. All the operations performed on the main system clock are suspended, and only the subsystem clock is used for extremely small power consumption.

Figure 8-1. Standby Function



Note Current consumption can be reduced by shutting off the main system clock.

If the CPU is operating on the subsystem clock, shut off the main system clock by setting MCC (bit 7 in the processor clock control register (PCC)). In this case, a STOP instruction cannot be used.

Caution When switching on the main system clock again after the subsystem clock has been used with the main system clock stopped, be sure to provide enough time for oscillation stabilization with the program first.

9. RESET FUNCTION

There are the following two reset methods.

- External reset input by $\overline{\text{RESET}}$ pin
- Internal reset by watchdog timer runaway time detection

10. INSTRUCTION SET

(1) 8-bit instructions

MOV, XCH, ADD, ADDC, SUB, SUBC, AND, OR, XOR, CMP, MULU, DIVUW, INC, DEC, ROR, ROL,
RORC, ROLC, ROR4, ROL4, PUSH, POP, DBNZ

2nd Operand 1st Operand	#byte	A	r ^{Note}	sfr	saddr	!addr16	PSW	[DE]	[HL]	[HL + byte] [HL + B] [HL + C]	\$addr16	1	None
A	ADD ADDC SUB SUBC AND OR XOR CMP		MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP	MOV XCH	MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP	MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP	MOV	MOV	MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP	MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP	ROR ROL RORC ROLC		
r	MOV	MOV ADD ADDC SUB SUBC AND OR XOR CMP										INC DEC	
B, C											DBNZ		
sfr	MOV	MOV											
saddr	MOV ADD ADDC SUB SUBC AND OR XOR CMP	MOV									DBNZ		INC DEC
!addr16		MOV											
PSW	MOV	MOV										PUSH POP	
[DE]		MOV											
[HL]		MOV										ROR4 ROL4	
[HL + byte] [HL + B] [HL + C]		MOV											
X												MULU	
C												DIVUW	

Note Except r = A

(2) 16-bit instructions

MOVW, XCHW, ADDW, SUBW, CMPW, PUSH, POP, INCW, DECW

1st Operand 2nd Operand	#word	AX	rp ^{Note}	sfrp	saddrp	!addr16	SP	None
AX	ADDW SUBW CMPW		MOVW XCHW	MOVW	MOVW	MOVW	MOVW	
rp	MOVW	MOVW ^{Note}						INCW, DECW PUSH, POP
sfrp	MOVW	MOVW						
saddrp	MOVW	MOVW						
!addr16		MOVW						
SP	MOVW	MOVW						

Note Only when rp = BC, DE, HL**(3) Bit manipulation instructions**

MOV1, AND1, OR1, XOR1, SET1, CLR1, NOT1, BT, BF, BTCLR

1st Operand 2nd Operand	A.bit	sfr.bit	saddr.bit	PSW.bit	[HL].bit	CY	\$addr16	None
A.bit						MOV1	BT BF BTCLR	SET1 CLR1
sfr.bit						MOV1	BT BF BTCLR	SET1 CLR1
saddr.bit						MOV1	BT BF BTCLR	SET1 CLR1
PSW.bit						MOV1	BT BF BTCLR	SET1 CLR1
[HL].bit						MOV1	BT BF BTCLR	SET1 CLR1
CY	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1			SET1 CLR1 NOT1

(4) Call instructions/Branch instructions

CALL, CALLF, CALLT, BR, BC, BNC, BZ, BNZ, BT, BF, BTCLR, DBNZ

1st Operand 2nd Operand	AX	!addr16	!addr11	[addr5]	\$addr16
Basic instruction	BR	CALL BR	CALLF	CALLT	BR, BC BNC BZ, BNZ
Compound instruction					BT, BF BTCLR DBNZ

(5) Other instructions

ADJBA, ADJBS, BRK, RET, RETI, RETB, SEL, NOP, EI, DI, HALT, STOP

11. ELECTRICAL SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$)

Parameter	Symbol	Conditions	Ratings	Unit	
Supply voltage	V_{DD}		-0.3 to +7.0	V	
	AV_{DD}		-0.3 to $V_{DD} + 0.3$	V	
	AV_{REF0}		-0.3 to $V_{DD} + 0.3$	V	
	AV_{REF1}		-0.3 to $V_{DD} + 0.3$	V	
	AV_{SS}		-0.3 to +0.3	V	
Input voltage	V_{I1}	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P72, P80 to P87, P94 to P96, P100 to P103, P120 to P127, P130, P131, X1, X2, XT2, $\overline{\text{RESET}}$	-0.3 to $V_{DD} + 0.3$	V	
	V_{I2}	P60 to P63, P90 to P93	N-ch open-drain	-0.3 to +16	V
Output voltage	V_O		-0.3 to $V_{DD} + 0.3$	V	
Analog input voltage	V_{AN}	P10 to P17	Analog input pin	$AV_{SS} - 0.3$ to $AV_{REF0} + 0.3$	V
Output leakage current, high	I_{OH}	Per pin	-10	mA	
		Total for P30 to P37, P56, P57, P60 to P67, P90 to P96, P100 to P103, P120 to P127	-15	mA	
		Total for P01 to P06, P10 to P17, P20 to P27, P40 to P47, P50 to P55, P70 to P72, P80 to P87, P130, P131	-15	mA	
Output leakage current, low	I_{OL} <small>Note</small>	Per pin	Peak value	30	mA
			r.m.s.	15	mA
		Total for P50 to P55	Peak value	100	mA
			r.m.s.	70	mA
		Total for P56, P57, P60 to P63	Peak value	100	mA
			r.m.s.	70	mA
		Total for P30 to P37, P64 to P67, P90 to P96, P100 to P103, P120 to P127	Peak value	100	mA
			r.m.s.	70	mA
		Total for P20 to P27, P40 to P47, P80 to P87	Peak value	50	mA
			r.m.s.	20	mA
Operating ambient temperature	T_A		Peak value	50	mA
			r.m.s	20	mA
Storage temperature	T_{stg}		-40 to +85	$^\circ\text{C}$	
			-65 to +150	$^\circ\text{C}$	

Note The r.m.s. (root mean square) should be calculated as follows: [r.m.s.] = [Peak value] $\times \sqrt{\text{duty}}$

Caution Product quality may suffer if the absolute maximum ratings are exceeded for even a single parameter or even momentarily. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.




Remark The characteristics of an alternate function pin are the same as those of port pins unless otherwise specified.

CAPACITANCE ($T_A = 25^\circ\text{C}$, $V_{DD} = V_{SS} = 0 \text{ V}$)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	C_{IN}	$f = 1 \text{ MHz}$ Unmeasured pins returned to 0 V.			15	pF
Input/output capacitance	C_{IO}	$f = 1 \text{ MHz}$ Unmeasured pins returned to 0 V.	P01 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P72, P80 to P87, P94 to P96, P100 to P103, P120 to P127, P130, P131		15	pF
			P60 to P63, P90 to P93		20	pF

Remark The characteristics of an alternate function pin are the same as those of port pins unless otherwise specified.

MAIN SYSTEM CLOCK OSCILLATOR CHARACTERISTICS ($T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = 1.8$ to 5.5 V)

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator		Oscillation frequency (f_x) Note 1	$V_{DD} = \text{Oscillation voltage range}$	1.0		5.0	MHz
		Oscillation stabilization time Note 2	After V_{DD} reaches oscillation voltage range MIN.			4	ms
Crystal resonator		Oscillation frequency (f_x) Note 1		1.0		5.0	MHz
		Oscillation stabilization time Note 2	$V_{DD} = 4.5$ to 5.5 V			10	ms
						30	
External clock		X1 input frequency (f_x) Note 1		1.0		5.0	MHz
		X1 input high/low-level width (t_{xH} , t_{xL})		85		500	ns



Notes 1. Indicates only oscillator characteristics. Refer to **AC CHARACTERISTICS** for instruction execution time.
 2. Time required to stabilize oscillation after reset or STOP mode release.

Cautions 1. When using the main system clock oscillator, wiring in the area enclosed with the broken line should be carried out as follows to avoid an adverse effect from wiring capacitance.

- Wiring should be as short as possible.
- Wiring should not cross other signal lines.
- Wiring should not be placed close to a varying high current.
- The potential of the oscillator capacitor ground should always be the same as that of Vss.
- Do not ground wiring to a ground pattern in which a high current flows.
- Do not fetch a signal from the oscillator.

2. When the main system clock is stopped and the system is operated by the subsystem clock, the subsystem clock should be switched again to the main system clock after the oscillation stabilization time is secured by the program.

SUBSYSTEM CLOCK OSCILLATOR CHARACTERISTICS ($T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = 1.8$ to 5.5 V)

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Crystal resonator		Oscillation frequency (f_{XT}) Note 1		32	32.768	35	kHz
		Oscillation stabilization time Note 2	$V_{DD} = 4.5$ to 5.5 V		1.2	2	s
External clock		XT1 input frequency (f_{XT}) Note 1		32		100	kHz
		XT1 input high/low-level width (t_{XTH} , t_{XTL})		5		15	μ s

Notes 1. Indicates only oscillator characteristics. Refer to **AC CHARACTERISTICS** for instruction execution time.
 2. Time required to stabilize oscillation after V_{DD} reaches oscillation voltage range MIN.

Cautions 1. When using the subsystem clock oscillator, wiring in the area enclosed with the broken line should be carried out as follows to avoid an adverse effect from wiring capacitance.

- Wiring should be as short as possible.
- Wiring should not cross other signal lines.
- Wiring should not be placed close to a varying high current.
- The potential of the oscillator capacitor ground should always be the same as that of V_{SS} .
- Do not ground wiring to a ground pattern in which a high current flows.
- Do not fetch a signal from the oscillator.

2. The subsystem clock oscillator is designed to be a circuit with a low amplification level, for low power consumption more prone to malfunction due to noise than that of the main system clock. Therefore, when using the subsystem clock, take special cautions for wiring methods.

RECOMMENDED OSCILLATOR CONSTANT

MAIN SYSTEM CLOCK : CERAMIC RESONATOR ($T_A = -45$ to $+85^\circ\text{C}$)

Manufacturer	Part Number	Frequency	Recommended Circuit Constant			Oscillation Voltage Range		Remarks
			C1 (pF)	C2 (pF)	R1 (kΩ)	MIN. (V)	MAX. (V)	
TDK	CCR1000K2	1.00 MHz	150	150	0	2.0	5.5	Surface mount type
	CCR4.0MC3	4.00 MHz	On-chip	On-chip	0	1.8	5.5	On-chip capacitor Surface mount type
	FCR4.0MC5	4.00 MHz	On-chip	On-chip	0	1.8	5.5	On-chip capacitor Insertion type
	CCR5.00MC3	5.00 MHz	On-chip	On-chip	0	1.8	5.5	On-chip capacitor Surface mount type
	FCR5.00MC5	5.00 MHz	On-chip	On-chip	0	2.0	5.5	On-chip capacitor Insertion type
Murata Mfg. Corporation	CSB1000J	1.00 MHz	100	100	5.6	2.2	5.5	Insertion type
	CSA2.00MG040	2.00 MHz	100	100	0	1.9	5.5	Insertion type
	CST2.00MG040	2.00 MHz	On-chip	On-chip	0	1.9	5.5	On-chip capacitor Insertion type
	CSA4.00MG	4.00 MHz	30	30	0	1.8	5.5	Insertion type
	CST4.00MGW	4.00 MHz	On-chip	On-chip	0	1.8	5.5	On-chip capacitor Insertion type
	CSA5.00MG	5.00 MHz	30	30	0	2.0	5.5	Insertion type
	CST5.00MGW	5.00 MHz	On-chip	On-chip	0	2.0	5.5	On-chip capacitor Insertion type

MAIN SYSTEM CLOCK : CERAMIC RESONATOR ($T_A = -20$ to $+80^\circ\text{C}$)

Manufacturer	Part Number	Frequency	Recommended Circuit Constant			Oscillation Voltage Range		Remarks
			C1 (pF)	C2 (pF)	R1 (kΩ)	MIN. (V)	MAX. (V)	
Kyocera Corporation	KBR-1000F	1.00 MHz	150	150	0	2.3	5.5	Insertion type
	KBR-2.0MS	2.00 MHz	82	82	0	2.4	5.5	Insertion type
	PBRC4.00A	4.00 MHz	33	33	0	2.4	5.5	Surface mount type
	PBRC4.00B	4.00 MHz	On-chip	On-chip	0	2.4	5.5	On-chip capacitor Surface mount type
	KBR-4.00MSA	4.00 MHz	33	33	0	2.4	5.5	Insertion type
	KBR-4.00MKS	4.00 MHz	On-chip	On-chip	0	2.4	5.5	On-chip capacitor Insertion type
	PBRC5.00A	5.00 MHz	33	33	0	1.8	5.5	Surface mount type
	PBRC5.00B	5.00 MHz	On-chip	On-chip	0	1.8	5.5	On-chip capacitor Surface mount type
	KBR-5.00MSA	5.00 MHz	33	33	0	1.8	5.5	Insertion type
	KBR-5.00MKS	5.00 MHz	On-chip	On-chip	0	1.8	5.5	On-chip capacitor Insertion type

Caution The oscillator constant and oscillation voltage range indicate conditions of stable oscillation. The oscillation frequency precision is not guaranteed. For applications requiring oscillation frequency precision, the oscillation frequency must be adjusted on the implementation circuit. For details, please contact directly the manufacturer of the resonator you will use.

DC CHARACTERISTICS ($T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = 1.8$ to 5.5 V) (1 of 3)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input voltage, high	V_{IH1}	P10 to P17, P21, P23, P30 to P32, P35 to P37, P40 to P47, P50 to P57, P64 to P67, P71, P80 to P87, P94 to P96, P102, P103, P120 to P127, P130, P131	$V_{DD} = 2.7$ to 5.5 V	$0.7V_{DD}$		V_{DD}	V
				$0.8V_{DD}$		V_{DD}	V
	V_{IH2}	P00 to P06, P20, P22, P24 to P27, P33, P34, P70, P72, P100, P101, RESET	$V_{DD} = 2.7$ to 5.5 V	$0.8V_{DD}$		V_{DD}	V
				$0.85V_{DD}$		V_{DD}	V
	V_{IH3}	P60 to P63, P90 to P93 (N-ch open-drain)	$V_{DD} = 2.7$ to 5.5 V	$0.7V_{DD}$		15	V
				$0.8V_{DD}$		15	V
	V_{IH4}	X1, X2	$V_{DD} = 2.7$ to 5.5 V	$V_{DD} - 0.5$		V_{DD}	V
				$V_{DD} - 0.2$		V_{DD}	V
	V_{IH5}	XT1/P07, XT2	$4.5 \leq V_{DD} \leq 5.5$ V	$0.8V_{DD}$		V_{DD}	V
			$2.7 \leq V_{DD} < 4.5$ V	$0.9V_{DD}$		V_{DD}	V
			Note	$0.9V_{DD}$		V_{DD}	V
Input voltage, low	V_{IL1}	P10 to P17, P21, P23, P30 to P32, P35 to P37, P40 to P47, P50 to P57, P64 to P67, P71, P80 to P87, P94 to P96, P102, P103, P120 to P127, P130, P131	$V_{DD} = 2.7$ to 5.5 V	0		$0.3V_{DD}$	V
				0		$0.2V_{DD}$	V
	V_{IL2}	P00 to P06, P20, P22, P24 to P27, P33, P34, P70, P72, P100, P101, RESET	$V_{DD} = 2.7$ to 5.5 V	0		$0.2V_{DD}$	V
				0		$0.15V_{DD}$	V
	V_{IL3}	P60 to P63, P90 to P93 (N-ch open-drain)	$4.5 \leq V_{DD} \leq 5.5$ V	0		$0.3V_{DD}$	V
			$2.7 \leq V_{DD} < 4.5$ V	0		$0.2V_{DD}$	V
				0		$0.1V_{DD}$	V
	V_{IL4}	X1, X2	$V_{DD} = 2.7$ to 5.5 V	0		0.4	V
				0		0.2	V
	V_{IL5}	XT1/P07, XT2	$4.5 \leq V_{DD} \leq 5.5$ V	0		$0.2V_{DD}$	V
			$2.7 \leq V_{DD} < 4.5$ V	0		$0.1V_{DD}$	V
			Note	0		$0.1V_{DD}$	V
Output voltage, high	V_{OH}	$V_{DD} = 4.5$ to 5.5 V, $I_{OH} = -1$ mA		$V_{DD} - 1.0$			V
		$I_{OH} = -100$ μ A		$V_{DD} - 0.5$			V
Output voltage, low	V_{OL1}	P50 to P57, P60 to P63, P90 to P93	$V_{DD} = 4.5$ to 5.5 V, $I_{OL} = 15$ mA		0.4	2.0	V
		P01 to P06, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P64 to P67, P70 to P72, P80 to P87, P94 to P96, P100 to P103, P120 to P127, P130, P131	$V_{DD} = 4.5$ to 5.5 V, $I_{OL} = 1.6$ mA			0.4	V
	V_{OL2}	SB0, SB1, SCK0	$V_{DD} = 4.5$ to 5.5 V, open-drain, at pulled-up ($R = 1$ k Ω)			$0.2V_{DD}$	V
	V_{OL3}	$I_{OL} = 400$ μ A				0.5	V

Note For use of P07/XT1 pin as P07, use an inverter to input the reverse phase of P07 to the XT2 pin.

Remark The characteristics of an alternate function pin are the same as those of port pins unless otherwise specified.

DC CHARACTERISTICS ($T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = 1.8$ to 5.5 V) (2 of 3)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input leakage current, high	I _{LIH1}	V _{IN} = V _{DD}	P00 to P06, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P72, P80 to P87, P94 to P96, P100 to P103, P120 to P127, P130, P131, <u>RESET</u>			3	μA
	I _{LIH2}		X1, X2, XT1/P07, XT2			20	μA
	I _{LIH3}	V _{IN} = 15 V	P60 to P63, P90 to P93			80	μA
Input leakage current, low	I _{LIL1}	V _{IN} = 0 V	P00 to P06, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P72, P80 to P87, P94 to P96, P100 to P103, P120 to P127, P130, P131, <u>RESET</u>			-3	μA
	I _{LIL2}		X1, X2, XT1/P07, XT2			-20	μA
	I _{LIL3}		P60 to P63, P90 to P93			-3 Note 1	μA
Output leakage current, high	I _{LOH}	V _{OUT} = V _{DD}				3	μA
Output leakage current, low	I _{LOL}	V _{OUT} = 0 V				-3	μA
Mask option pull-up resistor	R ₁	V _{IN} = 0 V, P60 to P63, P90 to P93		20	40	90	k Ω
Software pull-up resistor Note 2	R ₂	V _{IN} = 0 V, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P72, P80 to P87, P94 to P96, P100 to P103, P120 to P127, P130, P131	4.5 V \leq V _{DD} \leq 5.5 V	15	40	90	k Ω
			2.7 V \leq V _{DD} < 4.5 V	20		500	k Ω

Notes 1. When the pull-up resistors are not connected to P60 to P63 and P90 to P93 (specified by mask option), a low-level input leakage current of $-200 \mu\text{A}$ (MAX.) flows only for 1.5 clocks (without wait) after a read instruction has been executed to port 6 (P6), port mode register 6 (PM6), port 9 (P9), or port mode register 9 (PM9).

At times other than this 1.5-clock interval, a $-3 \mu\text{A}$ (MAX.) current flows.

2. A software pull-up resistor can be used only in the range of $V_{DD} = 2.7$ to 5.5 V.

Remark The characteristics of an alternate function pin are the same as those of port pins unless otherwise specified.

DC CHARACTERISTICS ($T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = 1.8$ to 5.5 V) (3 of 3)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
Power supply current Note 1	I _{DD1}	5.0-MHz crystal oscillation operating mode ($f_{xx} = 2.5$ MHz) Note 2	$V_{DD} = 5.0$ V $\pm 10\%$ Note 5		4.5	13.5	mA
			$V_{DD} = 3.0$ V $\pm 10\%$ Note 6		0.7	2.1	mA
			$V_{DD} = 2.0$ V $\pm 10\%$ Note 6		0.4	1.2	mA
	I _{DD2}	5.0-MHz crystal oscillation HALT mode ($f_{xx} = 2.5$ MHz) Note 2	$V_{DD} = 5.0$ V $\pm 10\%$ Note 5		8.0	24.0	mA
			$V_{DD} = 3.0$ V $\pm 10\%$ Note 6		0.9	2.7	mA
			$V_{DD} = 5.0$ V $\pm 10\%$		1.4	4.2	mA
			$V_{DD} = 3.0$ V $\pm 10\%$		0.5	1.5	mA
	I _{DD3}	5.0-MHz crystal oscillation HALT mode ($f_{xx} = 5.0$ MHz) Note 3	$V_{DD} = 2.0$ V $\pm 10\%$		280	840	μ A
			$V_{DD} = 5.0$ V $\pm 10\%$		1.6	4.8	mA
			$V_{DD} = 3.0$ V $\pm 10\%$		0.65	1.95	mA
		32.768-kHz crystal oscillation operating mode Note 4	$V_{DD} = 5.0$ V $\pm 10\%$		60	120	μ A
	I _{DD4}	32.768-kHz crystal oscillation HALT mode Note 4	$V_{DD} = 3.0$ V $\pm 10\%$		32	64	μ A
			$V_{DD} = 2.0$ V $\pm 10\%$		24	48	μ A
			$V_{DD} = 5.0$ V $\pm 10\%$		25	55	μ A
	I _{DD5}	XT1 = V_{DD} STOP mode When feedback resistor is used	$V_{DD} = 3.0$ V $\pm 10\%$		5	15	μ A
			$V_{DD} = 2.0$ V $\pm 10\%$		2.5	12.5	μ A
			$V_{DD} = 5.0$ V $\pm 10\%$		1	30	μ A
	I _{DD6}	XT1 = V_{DD} STOP mode When feedback resistor is not used	$V_{DD} = 3.0$ V $\pm 10\%$		0.5	10	μ A
			$V_{DD} = 2.0$ V $\pm 10\%$		0.3	10	μ A
			$V_{DD} = 5.0$ V $\pm 10\%$		0.1	30	μ A
			$V_{DD} = 3.0$ V $\pm 10\%$		0.05	10	μ A
			$V_{DD} = 2.0$ V $\pm 10\%$		0.05	10	μ A

- Notes**
- Refers to the current flowing to the V_{DD} pin. The current flowing to the A/D converter, D/A converter, and ports is not included.
 - Operation with main system clock $f_{xx} = f_x/2$ (when oscillation mode select register (OSMS) is set to 00H)
 - Operation with main system clock $f_{xx} = f_x$ (when oscillation mode select register (OSMS) is set to 01H)
 - When the main system clock operation is halted
 - Operating in high-speed mode (when the processor clock control register (PCC) is set to 00H).
 - Operating in low-speed mode (when the processor clock control register (PCC) is set to 04H).

Remark The characteristics of an alternate function pin are the same as those of port pins unless otherwise specified.



AC CHARACTERISTICS

(1) Basic Operation ($T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = 1.8$ to 5.5 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Cycle time (Min. instruction execution time)	T_{CY}	Operating on main system clock	$f_{xx} = f_x/2$ ^{Note 1}	$V_{DD} = 2.7$ to 5.5 V	0.8		64 μs
					2.0		64 μs
			$f_{xx} = f_x$ ^{Note 2}	$3.5 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$	0.4		32 μs
				$2.7 \text{ V} \leq V_{DD} < 3.5 \text{ V}$	0.8		32 μs
		Operating on subsystem clock			40 ^{Note 3}	122	125 μs
TI00 input high/low-level width	t_{TIH00}, t_{TIL00}	$3.5 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$		$2/f_{sam} + 0.1$ ^{Note 4}			μs
		$2.7 \text{ V} \leq V_{DD} < 3.5 \text{ V}$		$2/f_{sam} + 0.2$ ^{Note 4}			μs
				$2/f_{sam} + 0.5$ ^{Note 4}			μs
TI01 input high/low-level width	t_{TIH01}, t_{TIL01}	$V_{DD} = 2.7$ to 5.5 V			10		μs
					20		μs
TI1, TI2, TI5, TI6 input frequency	f_{TI1}	$V_{DD} = 4.5$ to 5.5 V			0		4 MHz
					0		275 kHz
TI1, TI2, TI5, TI6 input high/low-level width	t_{TIH1}, t_{TIL1}	$V_{DD} = 4.5$ to 5.5 V			100		ns
					1.8		μs
Interrupt request input high/low-level width	t_{INTH}, t_{INTL}	INTP0	$3.5 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$	$2/f_{sam} + 0.1$ ^{Note 4}			μs
			$2.7 \text{ V} \leq V_{DD} < 3.5 \text{ V}$	$2/f_{sam} + 0.2$ ^{Note 4}			μs
				$2/f_{sam} + 0.5$ ^{Note 4}			μs
		INTP1 to INTP6, KR0 to KR7	$V_{DD} = 2.7$ to 5.5 V	10			μs
				20			μs
RESET low-level width	t_{RSL}	$V_{DD} = 2.7$ to 5.5 V			10		μs
					20		μs

- Notes**
- When oscillation mode select register (OSMS) is set to 00H
 - When oscillation mode select register (OSMS) is set to 01H
 - The value when using external clock. When using crystal resonator, it is $114 \mu\text{s}$ (MIN.).
 - In combination with bits 0 (SCS0) and 1 (SCS1) of sampling clock select register (SCS), selection of f_{sam} is possible from $f_{xx}/2^N$, $f_{xx}/32$, $f_{xx}/64$, and $f_{xx}/128$ (when $N = 0$ to 4).

- Remarks**
- f_{xx} : Main system clock frequency (f_x or $f_x/2$)
 - f_x : Main system clock oscillation frequency

T_{CY} vs V_{DD} (At f_{xx} = f_x/2 main system clock operation)T_{CY} vs V_{DD} (At f_{xx} = f_x main system clock operation)

(2) Read/Write Operation

(a) When MCS = 1, PCC2 to PCC0 = 000B ($T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = 4.5$ to 5.5 V)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
ASTB high-level width	tASTH		0.85tcY – 50		ns
Address setup time	tADS		0.85tcY – 50		ns
Address hold time	tADH		50		ns
Data input time from address	tADD1			(2.85 + 2n)tcY – 80	ns
	tADD2			(4 + 2n)tcY – 100	ns
Data input time from RD↓	tRDD1			(2 + 2n)tcY – 100	ns
	tRDD2			(2.85 + 2n)tcY – 100	ns
Read data hold time	tRDH		0		ns
RD low-level width	tRDL1		(2 + 2n)tcY – 60		ns
	tRDL2		(2.85 + 2n)tcY – 60		ns
WAIT↓ input time from RD↓	tRDWT1			0.85tcY – 50	ns
	tRDWT2			2tcY – 60	ns
WAIT↓ input time from WR↓	tWRWT			2tcY – 60	ns
WAIT low-level width	twTL		(1.15 + 2n)tcY	(2 + 2n)tcY	ns
Write data setup time	twDS		(2.85 + 2n)tcY – 100		ns
Write data hold time	twDH	Load resistance $\geq 5 \text{ k}\Omega$	20		ns
WR low-level width	twRL		(2.85 + 2n)tcY – 60		ns
RD↓ delay time from ASTB↓	tASTRD		25		ns
WR↓ delay time from ASTB↓	tASTWR		0.85tcY + 20		ns
ASTB↑ delay time from RD↑ at external fetch	tRADST		0.85tcY – 10	1.15tcY + 20	ns
Address hold time from RD↑ at external fetch	tRDADH		0.85tcY – 50	1.15tcY + 50	ns
Write data output time from RD↑	tRDWD		40		ns
Write data output time from WR↓	tWRWD		0	50	ns
Address hold time from WR↑	tWRADH		0.85tcY – 20	1.15tcY + 40	ns
RD↑ delay time from WAIT↑	tWTRD		1.15tcY + 40	3.15tcY + 40	ns
WR↑ delay time from WAIT↑	tWTWR		1.15tcY + 30	3.15tcY + 30	ns

- Remarks**
1. MCS: Bit 0 of the oscillation mode select register (OSMS)
 2. PCC2 to PCC0: Bits 2 to 0 of the processor clock control register (PCC)
 3. tcY = Tcy/4
 4. n indicates the number of waits.

(b) Except when MCS = 1, PCC2 to PCC0 = 000B ($T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = 2.7$ to 5.5 V)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
ASTB high-level width	tASTH		tcY – 80		ns
Address setup time	tADS		tcY – 80		ns
Address hold time	tADH		0.4tcY – 10		ns
Data input time from address	tADD1			(3 + 2n)tcY – 160	ns
	tADD2			(4 + 2n)tcY – 200	ns
Data input time from RD↓	tRDD1			(1.4 + 2n)tcY – 70	ns
	tRDD2			(2.4 + 2n)tcY – 70	ns
Read data hold time	tRDH		0		ns
RD low-level width	tRDL1		(1.4 + 2n)tcY – 20		ns
	tRDL2		(2.4 + 2n)tcY – 20		ns
WAIT↓ input time from RD↓	tRDWT1			tcY – 100	ns
	tRDWT2			2tcY – 100	ns
WAIT↓ input time from WR↓	tWRWT			2tcY – 100	ns
WAIT low-level width	tWTL		(1 + 2n)tcY	(2 + 2n)tcY	ns
Write data setup time	tWDS		(2.4 + 2n)tcY – 60		ns
Write data hold time	tWDH	Load resistance $\geq 5 \text{ k}\Omega$	20		ns
WR low-level width	tWRW		(2.4 + 2n)tcY – 20		ns
RD↓ delay time from ASTB↓	tASTRD		0.4tcY – 30		ns
WR↓ delay time from ASTB↓	tASTWR		1.4tcY – 30		ns
ASTB↑ delay time from RD↑ at external fetch	tRDAST		tcY – 10	tcY + 20	ns
Address hold time from RD↑ at external fetch	tRDADH		tcY – 80	tcY + 50	ns
Write data output time from RD↑	tRDWD		0.4tcY – 30		ns
Write data output time from WR↓	tWRWD		0	60	ns
Address hold time from WR↑	tWRADH		tcY – 60	tcY + 60	ns
RD↑ delay time from WAIT↑	tWTRD		0.6tcY + 180	2.6tcY + 180	ns
WR↑ delay time from WAIT↑	tWTWR		0.6tcY + 120	2.6tcY + 120	ns

- Remarks**
1. MCS: Bit 0 of the oscillation mode select register (OSMS)
 2. PCC2 to PCC0: Bits 2 to 0 of the processor clock control register (PCC)
 3. $tcY = T_{cy}/4$
 4. n indicates the number of waits.

(3) Serial Interface ($T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = 1.8$ to 5.5 V)

(a) Serial Interface Channel 0

(i) 3-wire serial I/O mode ($\overline{\text{SCK}0}$... Internal clock output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCK0 cycle time	tkCY1	4.5 V $\leq V_{DD} \leq$ 5.5 V	800			ns
		2.7 V $\leq V_{DD} <$ 4.5 V	1600			ns
		2.0 V $\leq V_{DD} <$ 2.7 V	3200			ns
			4800			ns
SCK0 high/low-level width	tKH1, tKL1	$V_{DD} = 4.5$ to 5.5 V	tkCY1/2 – 50			ns
			tkCY1/2 – 100			ns
SI0 setup time (to $\overline{\text{SCK}0} \uparrow$)	tsIK1	4.5 V $\leq V_{DD} \leq$ 5.5 V	100			ns
		2.7 V $\leq V_{DD} <$ 4.5 V	150			ns
		2.0 V $\leq V_{DD} <$ 2.7 V	300			ns
			400			ns
SI0 hold time (from $\overline{\text{SCK}0} \uparrow$)	tksi1		400			ns
SO0 output delay time from $\overline{\text{SCK}0} \downarrow$	tkso1	C = 100 pF Note			300	ns

Note C is the load capacitance of SO0 output line.

(ii) 3-wire serial I/O mode ($\overline{\text{SCK}0}$... External clock input)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCK0 cycle time	tkCY2	4.5 V $\leq V_{DD} \leq$ 5.5 V	800			ns
		2.7 V $\leq V_{DD} <$ 4.5 V	1600			ns
		2.0 V $\leq V_{DD} <$ 2.7 V	3200			ns
			4800			ns
SCK0 high/low-level width	tKH2, tKL2	4.5 V $\leq V_{DD} \leq$ 5.5 V	400			ns
		2.7 V $\leq V_{DD} <$ 4.5 V	800			ns
		2.0 V $\leq V_{DD} <$ 2.7 V	1600			ns
			2400			ns
SI0 setup time (to $\overline{\text{SCK}0} \uparrow$)	tsIK2	$V_{DD} = 2.0$ to 5.5 V	100			ns
			150			ns
SI0 hold time (from $\overline{\text{SCK}0} \uparrow$)	tksi2		400			ns
SO0 output delay time from $\overline{\text{SCK}0} \downarrow$	tkso2	C = 100 pF Note	$V_{DD} = 2.0$ to 5.5 V		300	ns
					500	ns
SCK0 rise/fall time	tR2, tF2	When using external device expansion function			160	ns
		When not using external device expansion function			1000	ns

Note C is the load capacitance of the SO0 output line.

(iii) SBI mode (SCK0... Internal clock output)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
SCK0 cycle time	tkCY3	4.5 V ≤ V _{DD} ≤ 5.5 V		800			ns
		2.0 V ≤ V _{DD} < 4.5 V		3200			ns
				4800			ns
SCK0 high/low-level width	t _{KL3}	V _{DD} = 4.5 to 5.5 V		tkCY3/2 – 50			ns
				tkCY3/2 – 150			ns
SB0, SB1 setup time (to <u>SCK0</u> ↑)	t _{SIK3}	4.5 V ≤ V _{DD} ≤ 5.5 V		100			ns
		2.0 V ≤ V _{DD} < 4.5 V		300			ns
				400			ns
SB0, SB1 hold time (from <u>SCK0</u> ↑)	t _{KSI3}			tkCY3/2			ns
SB0, SB1 output delay time from <u>SCK0</u> ↓	t _{KSO3}	R = 1 kΩ	V _{DD} = 4.5 to 5.5 V	0		250	ns
		C = 100 pF Note		0		1000	ns
SB0, SB1↓ from <u>SCK0</u> ↑	t _{KS8}			tkCY3			ns
<u>SCK0</u> ↓ from SB0, SB1↓	t _{SBK}			tkCY3			ns
SB0, SB1 high-level width	t _{SBH}			tkCY3			ns
SB0, SB1 low-level width	t _{SBL}			tkCY3			ns

Note R and C are the load resistance and load capacitance of the SB0 and SB1 output lines, respectively.

(iv) SBI mode (SCK0... External clock input)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
SCK0 cycle time	tkCY4	4.5 V ≤ V _{DD} ≤ 5.5 V		800			ns
		2.0 V ≤ V _{DD} < 4.5 V		3200			ns
				4800			ns
SCK0 high/low-level width	t _{KL4}	4.5 V ≤ V _{DD} ≤ 5.5 V		400			ns
		2.0 V ≤ V _{DD} < 4.5 V		1600			ns
				2400			ns
SB0, SB1 setup time (to <u>SCK0</u> ↑)	t _{SIK4}	4.5 V ≤ V _{DD} ≤ 5.5 V		100			ns
		2.0 V ≤ V _{DD} < 4.5 V		300			ns
				400			ns
SB0, SB1 hold time (from <u>SCK0</u> ↑)	t _{KSI4}			tkCY4/2			ns
SB0, SB1 output delay time from <u>SCK0</u> ↓	t _{KSO4}	R = 1 kΩ	V _{DD} = 4.5 to 5.5 V	0		300	ns
		C = 100 pF Note		0		1000	ns
SB0, SB1↓ from <u>SCK0</u> ↑	t _{KS8}			tkCY4			ns
<u>SCK0</u> ↓ from SB0, SB1↓	t _{SBK}			tkCY4			ns
SB0, SB1 high-level width	t _{SBH}			tkCY4			ns
SB0, SB1 low-level width	t _{SBL}			tkCY4			ns
SCK0 rise/fall time	t _{R4} , t _{F4}	When using external device expansion function				160	ns
		When not using external device expansion function				1000	ns

Note R and C are the load resistance and load capacitance of the SB0 and SB1 output lines, respectively.

(v) 2-wire serial I/O mode ($\overline{\text{SCK}0}$... Internal clock output)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK}0}$ cycle time	$t_{\text{CY}5}$	$R = 1 \text{ k}\Omega$, $C = 100 \text{ pF}$ Note	$2.7 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$	1600			ns
			$2.0 \text{ V} \leq V_{\text{DD}} < 2.7 \text{ V}$	3200			ns
				4800			ns
			$V_{\text{DD}} = 2.7 \text{ to } 5.5 \text{ V}$	$t_{\text{CY}5}/2 - 160$			ns
				$t_{\text{CY}5}/2 - 190$			ns
			$V_{\text{DD}} = 4.5 \text{ to } 5.5 \text{ V}$	$t_{\text{CY}5}/2 - 50$			ns
				$t_{\text{CY}5}/2 - 100$			ns
			$4.5 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$	300			ns
			$2.7 \text{ V} \leq V_{\text{DD}} < 4.5 \text{ V}$	350			ns
			$2.0 \text{ V} \leq V_{\text{DD}} < 2.7 \text{ V}$	400			ns
				500			ns
SB0, SB1 setup time (to $\overline{\text{SCK}0} \uparrow$)	$t_{\text{SI}5}$			600			ns
SB0, SB1 hold time (from $\overline{\text{SCK}0} \uparrow$)	$t_{\text{SI}5}$			0		300	ns
SB0, SB1 output delay time from $\overline{\text{SCK}0} \downarrow$	$t_{\text{SO}5}$						

Note R and C are the load resistance and load capacitance of the $\overline{\text{SCK}0}$, SB0, and SB1 output lines, respectively.

(vi) 2-wire serial I/O mode ($\overline{\text{SCK}0}$... External clock input)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK}0}$ cycle time	$t_{\text{CY}6}$	$2.7 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$	$2.7 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$	1600			ns
			$2.0 \text{ V} \leq V_{\text{DD}} < 2.7 \text{ V}$	3200			ns
				4800			ns
			$2.7 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$	650			ns
			$2.0 \text{ V} \leq V_{\text{DD}} < 2.7 \text{ V}$	1300			ns
				2100			ns
			$2.7 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$	800			ns
			$2.0 \text{ V} \leq V_{\text{DD}} < 2.7 \text{ V}$	1600			ns
				2400			ns
			$V_{\text{DD}} = 2.0 \text{ to } 5.5 \text{ V}$	100			ns
				150			ns
SB0, SB1 hold time (from $\overline{\text{SCK}0} \uparrow$)	$t_{\text{SI}6}$			$t_{\text{CY}6}/2$			ns
SB0, SB1 output delay time from $\overline{\text{SCK}0} \downarrow$	$t_{\text{SO}6}$	$R = 1 \text{ k}\Omega$, $C = 100 \text{ pF}$ Note	$4.5 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$	0		300	ns
			$2.0 \text{ V} \leq V_{\text{DD}} < 4.5 \text{ V}$	0		500	ns
						800	ns
$\overline{\text{SCK}0}$ rise/fall time	$t_{\text{R}6}, t_{\text{F}6}$	When using external device expansion function				160	ns
		When not using external device expansion function				1000	ns

Note R and C are the load resistance and load capacitance of the SB0 and SB1 output lines, respectively.

(b) Serial Interface Channel 1

(i) 3-wire serial I/O mode ($\overline{SCK1}$... Internal clock output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
$\overline{SCK1}$ cycle time	t_{KCY7}	$4.5 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$	800			ns
		$2.7 \text{ V} \leq V_{DD} < 4.5 \text{ V}$	1600			ns
		$2.0 \text{ V} \leq V_{DD} < 2.7 \text{ V}$	3200			ns
			4800			ns
$\overline{SCK1}$ high/low-level width	t_{KH7}, t_{KL7}	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$	$t_{KCY7}/2 - 50$			ns
			$t_{KCY7}/2 - 100$			ns
SI1 setup time (to $\overline{SCK1}\uparrow$)	t_{SIK7}	$4.5 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$	100			ns
		$2.7 \text{ V} \leq V_{DD} < 4.5 \text{ V}$	150			ns
		$2.0 \text{ V} \leq V_{DD} < 2.7 \text{ V}$	300			ns
			400			ns
SI1 hold time (from $\overline{SCK1}\uparrow$)	t_{KSI7}		400			ns
SO1 output delay time from $\overline{SCK1}\downarrow$	t_{KS07}	C = 100 pF Note			300	ns

Note C is the load capacitance of the SO1 output line.

(ii) 3-wire serial I/O mode ($\overline{SCK1}$... External clock input)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
$\overline{SCK1}$ cycle time	t_{KCY8}	$4.5 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$	800			ns	
		$2.7 \text{ V} \leq V_{DD} < 4.5 \text{ V}$	1600			ns	
		$2.0 \text{ V} \leq V_{DD} < 2.7 \text{ V}$	3200			ns	
			4800			ns	
$\overline{SCK1}$ high/low-level width	t_{KH8}, t_{KL8}	$4.5 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$	400			ns	
		$2.7 \text{ V} \leq V_{DD} < 4.5 \text{ V}$	800			ns	
		$2.0 \text{ V} \leq V_{DD} < 2.7 \text{ V}$	1600			ns	
			2400			ns	
SI1 setup time (to $\overline{SCK1}\uparrow$)	t_{SIK8}	$V_{DD} = 2.0 \text{ to } 5.5 \text{ V}$	100			ns	
			150			ns	
SI1 hold time (from $\overline{SCK1}\uparrow$)	t_{KSI8}		400			ns	
SO1 output delay time from $\overline{SCK1}\downarrow$	t_{KS08}	C = 100 pF Note	$V_{DD} = 2.0 \text{ to } 5.5 \text{ V}$		300	ns	
					500	ns	
$\overline{SCK1}$ rise/fall time	t_{R8}, t_{F8}	When using external device expansion function			160	ns	
		When not using external device expansion function			1000	ns	

Note C is the load capacitance of the SO1 output line.

(iii) 3-wire serial I/O mode with automatic transmit/receive function ($\overline{\text{SCK}1\dots}$ Internal clock output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCK1 cycle time	$t_{\overline{\text{CY9}}}$	4.5 V $\leq V_{DD} \leq$ 5.5 V	800			ns
		2.7 V $\leq V_{DD} <$ 4.5 V	1600			ns
		2.0 V $\leq V_{DD} <$ 2.7 V	3200			ns
			4800			ns
SCK1 high/low-level width	t_{KH9}, t_{KL9}	$V_{DD} = 4.5$ to 5.5 V	$t_{\overline{\text{CY9}}} / 2 - 50$			ns
			$t_{\overline{\text{CY9}}} / 2 - 100$			ns
SI1 setup time (to $\overline{\text{SCK}1\uparrow}$)	t_{SI9}	4.5 V $\leq V_{DD} \leq$ 5.5 V	100			ns
		2.7 V $\leq V_{DD} <$ 4.5 V	150			ns
		2.0 V $\leq V_{DD} <$ 2.7 V	300			ns
			400			ns
SI1 hold time (from $\overline{\text{SCK}1\uparrow}$)	t_{S19}		400			ns
SO1 output delay time from $\overline{\text{SCK}1\downarrow}$	t_{SO9}	C = 100 pF Note			300	ns
STB \uparrow from $\overline{\text{SCK}1\uparrow}$	t_{SB0}		$t_{\overline{\text{CY9}}} / 2 - 100$		$t_{\overline{\text{CY9}}} / 2 + 100$	ns
Strobe signal high-level width	t_{SBW}	2.7 V $\leq V_{DD} \leq$ 5.5 V	$t_{\overline{\text{CY9}}} - 30$		$t_{\overline{\text{CY9}}} + 30$	ns
		2.0 V $\leq V_{DD} <$ 2.7 V	$t_{\overline{\text{CY9}}} - 60$		$t_{\overline{\text{CY9}}} + 60$	ns
			$t_{\overline{\text{CY9}}} - 90$		$t_{\overline{\text{CY9}}} + 90$	ns
Busy signal setup time (to busy signal detection timing)	t_{BY5}		100			ns
Busy signal hold time (from busy signal detection timing)	t_{BYH}	4.5 V $\leq V_{DD} \leq$ 5.5 V	100			ns
		2.7 V $\leq V_{DD} <$ 4.5 V	150			ns
		2.0 V $\leq V_{DD} <$ 2.7 V	200			ns
			300			ns
SCK1 \downarrow from busy inactive	t_{SPS}				$2t_{\overline{\text{CY9}}}$	ns

Note C is the load capacitance of the SO1 output line.

(iv) 3-wire serial I/O mode with automatic transmit/receive function ($SCK1\dots$ External clock input)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
$SCK1$ cycle time	t_{KCY10}	$4.5 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$	800			ns
		$2.7 \text{ V} \leq V_{DD} < 4.5 \text{ V}$	1600			ns
		$2.0 \text{ V} \leq V_{DD} < 2.7 \text{ V}$	3200			ns
			4800			ns
$SCK1$ high/low-level width	t_{KH10}, t_{KL10}	$4.5 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$	400			ns
		$2.7 \text{ V} \leq V_{DD} < 4.5 \text{ V}$	800			ns
		$2.0 \text{ V} \leq V_{DD} < 2.7 \text{ V}$	1600			ns
			2400			ns
$SI1$ setup time (to $SCK1\uparrow$)	t_{SIK10}	$V_{DD} = 2.0 \text{ to } 5.5 \text{ V}$	100			ns
			150			ns
$SI1$ hold time (from $SCK1\uparrow$)	t_{KSI10}		400			ns
$SO1$ output delay time from $SCK1\downarrow$	t_{KSO10}	C = 100 pF Note $V_{DD} = 2.0 \text{ to } 5.5 \text{ V}$			300	ns
					500	ns
$SCK1$ rise/fall time	t_{R10}, t_{F10}	When using external device expansion function			160	ns
		When not using external device expansion function			1000	ns

Note C is the load capacitance of the SO1 output line.

(c) Serial Interface Channel 2

(i) 3-wire serial I/O mode ($\overline{\text{SCK}2}$... Internal clock output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK}2}$ cycle time	$t_{\overline{\text{CY}}11}$	4.5 V $\leq V_{DD} \leq$ 5.5 V	800			ns
		2.7 V $\leq V_{DD} <$ 4.5 V	1600			ns
		2.0 V $\leq V_{DD} <$ 2.7 V	3200			ns
			4800			ns
$\overline{\text{SCK}2}$ high/low-level width	$t_{\overline{\text{KH}}11}, t_{\overline{\text{KL}}11}$	$V_{DD} = 4.5$ to 5.5 V	$t_{\overline{\text{CY}}11}/2 - 50$			ns
			$t_{\overline{\text{CY}}11}/2 - 100$			ns
SI2 setup time (to $\overline{\text{SCK}2}\uparrow$)	$t_{\overline{\text{SIK}}11}$	4.5 V $\leq V_{DD} \leq$ 5.5 V	100			ns
		2.7 V $\leq V_{DD} <$ 4.5 V	150			ns
		2.0 V $\leq V_{DD} <$ 2.7 V	300			ns
			400			ns
SI2 hold time (from $\overline{\text{SCK}2}\uparrow$)	$t_{\overline{\text{SI}}11}$		400			ns
SO2 output delay time from $\overline{\text{SCK}2}\downarrow$	$t_{\overline{\text{SO}}11}$	C = 100 pF Note			300	ns

Note C is the load capacitance of SO2 output line.

(ii) 3-wire serial I/O mode ($\overline{\text{SCK}2}$... External clock input)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK}2}$ cycle time	$t_{\overline{\text{CY}}12}$	4.5 V $\leq V_{DD} \leq$ 5.5 V	800			ns
		2.7 V $\leq V_{DD} <$ 4.5 V	1600			ns
		2.0 V $\leq V_{DD} <$ 2.7 V	3200			ns
			4800			ns
$\overline{\text{SCK}2}$ high/low-level width	$t_{\overline{\text{KH}}12}, t_{\overline{\text{KL}}12}$	4.5 V $\leq V_{DD} \leq$ 5.5 V	400			ns
		2.7 V $\leq V_{DD} <$ 4.5 V	800			ns
		2.0 V $\leq V_{DD} <$ 2.7 V	1600			ns
			2400			ns
SI2 setup time (to $\overline{\text{SCK}2}\uparrow$)	$t_{\overline{\text{SIK}}12}$	$V_{DD} = 2.0$ to 5.5 V	100			ns
			150			ns
SI2 hold time (from $\overline{\text{SCK}2}\uparrow$)	$t_{\overline{\text{SI}}12}$		400			ns
SO2 output delay time from $\overline{\text{SCK}2}\downarrow$	$t_{\overline{\text{SO}}12}$	C = 100 pF Note	$V_{DD} = 2.0$ to 5.5 V		300	ns
					500	ns
$\overline{\text{SCK}2}$ rise/fall time	t_{R12}, t_{F12}	$V_{DD} = 4.5$ to 5.5 V When not using external device expansion function			1000	ns
					160	ns

Note C is the load capacitance of the SO2 output line.


(iii) UART mode (Dedicated baud rate generator output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		4.5 V ≤ V _{DD} ≤ 5.5 V			78125	bps
		2.7 V ≤ V _{DD} < 4.5 V			39063	bps
		2.0 V ≤ V _{DD} < 2.7 V			19531	bps
					9766	bps



(iv) UART mode (External clock input)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
ASCK cycle time	t _{KCY13}	4.5 V ≤ V _{DD} ≤ 5.5 V	800			ns
		2.7 V ≤ V _{DD} < 4.5 V	1600			ns
		2.0 V ≤ V _{DD} < 2.7 V	3200			ns
			4800			ns
ASCK high/low-level width	t _{KH13} , t _{KL13}	4.5 V ≤ V _{DD} ≤ 5.5 V	400			ns
		2.7 V ≤ V _{DD} < 4.5 V	800			ns
		2.0 V ≤ V _{DD} < 2.7 V	1600			ns
			2400			ns
Transfer rate		4.5 V ≤ V _{DD} ≤ 5.5 V			39063	bps
		2.7 V ≤ V _{DD} < 4.5 V			19531	bps
		2.0 V ≤ V _{DD} < 2.7 V			9766	bps
					6510	bps
ASCK rise/fall time	t _{R13} , t _{F13}	V _{DD} = 4.5 to 5.5 V When not using external device expansion function			1000	ns
					160	ns



AC Timing Test Points (excluding X1, XT1 Inputs)



Clock Timing




TI Timing




Read/Write Operation

External fetch (no wait) :




Remark () is valid only in the separate bus mode.


External fetch (wait insertion) :



Remark () is valid only in the separate bus mode.

External data access (no wait) :



Remark () is valid only in the separate bus mode.

External data access (wait insertion) :


Remark () is valid only in the separate bus mode.

Serial Transfer Timing


3-wire serial I/O mode :




$$m = 1, 2, 7, 8, 11, 12$$

$$n = 2, 8, 12$$


SBI mode (Bus release signal transfer) :




SBI mode (Command signal transfer) :




2-wire serial I/O mode :



3-wire serial I/O mode with automatic transmit/receive function :




3-wire serial I/O mode with automatic transmit/receive function (busy processing) :



Note The signal is not actually driven low here; it is shown as such to indicate the timing.

UART mode (external clock input) :

A/D CONVERTER CHARACTERISTICS ($T_A = -40$ to $+85^\circ\text{C}$, $\text{AV}_{\text{DD}} = \text{V}_{\text{DD}} = 1.8$ to 5.5 V, $\text{AV}_{\text{ss}} = \text{V}_{\text{ss}} = 0$ V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution			8	8	8	bit
Overall error Note		$2.7 \text{ V} \leq \text{AV}_{\text{REF0}} \leq \text{AV}_{\text{DD}}$			0.6	%
		$1.8 \text{ V} \leq \text{AV}_{\text{REF0}} < 2.7 \text{ V}$			1.4	%
Conversion time	t_{CONV}	$2.0 \text{ V} \leq \text{AV}_{\text{DD}} \leq 5.5 \text{ V}$	19.1		200	μs
		$1.8 \text{ V} \leq \text{AV}_{\text{DD}} < 2.0 \text{ V}$	38.2		200	μs
Sampling time	t_{SAMP}		12/fxx			μs
Analog input voltage	V_{IAN}	AV_{ss}			AV_{REF0}	V
Reference voltage	AV_{REF0}		1.8		AV_{DD}	V
Resistance between AV_{REF0} and AV_{ss}	R_{AIREF0}		4	14		k Ω

Note Excluding quantization error ($\pm 1/2$ LSB). It is indicated as a ratio to the full-scale value.

- Remarks**
1. fxx: Main system clock frequency (fx or fx/2)
 2. fx: Main system clock oscillation frequency

D/A CONVERTER CHARACTERISTICS ($T_A = -40$ to $+85^\circ\text{C}$, $\text{V}_{\text{DD}} = 1.8$ to 5.5 V, $\text{AV}_{\text{ss}} = \text{V}_{\text{ss}} = 0$ V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution					8	bit
Overall error		$R = 2 \text{ M}\Omega$ Note 1			1.2	%
		$R = 4 \text{ M}\Omega$ Note 1			0.8	%
		$R = 10 \text{ M}\Omega$ Note 1			0.6	%
Settling time		$\text{Note } C=30\text{pF}$	$4.5 \text{ V} \leq \text{AV}_{\text{REF1}} \leq 5.5 \text{ V}$		10	μs
			$2.7 \text{ V} \leq \text{AV}_{\text{REF1}} < 4.5 \text{ V}$		15	μs
			$1.8 \text{ V} \leq \text{AV}_{\text{REF1}} < 2.7 \text{ V}$		20	μs
Output resistance	R_o	Note 2		10		k Ω
Analog reference voltage	AV_{REF1}		1.8		V_{DD}	V
Resistance between AV_{REF1} and AV_{ss}	R_{AIREF1}	DACS0, DACS1 = 55H Note 2	4	8		k Ω

- Notes**
1. R and C are the D/A converter output pin load resistance and load capacitance, respectively.
 2. Value for one D/A converter channel

Remark DACS0, DACS1: D/A Conversion value setting registers 0, 1.


DATA MEMORY STOP MODE LOW SUPPLY VOLTAGE DATA RETENTION CHARACTERISTICS ($T_A = -40$ to $+85^\circ\text{C}$)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention power supply voltage	V_{DDDR}		1.8		5.5	V
Data retention power supply current	I_{DDDR}	$V_{DDDR} = 1.8 \text{ V}$ Subsystem clock stop and feedback resistor disconnected		0.1	10	μA
Release signal set time	t_{SREL}		0			μs
Oscillation stabilization wait time	t_{WAIT}	Release by <u>RESET</u>		$2^{17}/f_x$		ms
		Release by interrupt request		Note		ms


Note In combination with bits 0 to 2 (OSTS0 to OSTS2) of oscillation stabilization time select register (OSTS), selection is possible from $2^{12}/f_x$ and $2^{14}/f_x$ to $2^{17}/f_x$.



Remark f_x : Main system clock frequency (f_x or $f_x/2$)

f_x : Main system clock oscillation frequency


Data Retention Timing (STOP mode release by RESET)


Data Retention Timing (Standby release signal: STOP mode release by interrupt request signal)




Interrupt Request Input Timing**RESET Input Timing**

12. CHARACTERISTIC CURVES (REFERENCE VALUE)







★




★




★

I_{OL} vs V_{OL} (Port 3)(T_A = 25°C)

★


I_{OH} vs V_{OH} (Port 3)(T_A = 25°C)

★



13. PACKAGE DRAWINGS

100 PIN PLASTIC QFP (14x20)



NOTE


Each lead centerline is located within 0.15 mm (0.006 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	23.6 ± 0.4	0.929 ± 0.016
B	20.0 ± 0.2	$0.795^{+0.009}_{-0.008}$
C	14.0 ± 0.2	$0.551^{+0.009}_{-0.008}$
D	17.6 ± 0.4	0.693 ± 0.016
F	0.8	0.031
G	0.6	0.024
H	0.30 ± 0.10	$0.012^{+0.004}_{-0.005}$
I	0.15	0.006
J	0.65 (T.P.)	0.026 (T.P.)
K	1.8 ± 0.2	$0.071^{+0.008}_{-0.009}$
L	0.8 ± 0.2	$0.031^{+0.009}_{-0.008}$
M	$0.15^{+0.10}_{-0.05}$	$0.006^{+0.004}_{-0.003}$
N	0.10	0.004
P	2.7 ± 0.1	$0.106^{+0.005}_{-0.004}$
Q	0.1 ± 0.1	0.004 ± 0.004
R	$5^\circ \pm 5^\circ$	$5^\circ \pm 5^\circ$
S	3.0 MAX.	0.119 MAX.

Remark The external dimensions and material of the ES version are the same as that of the mass-produced version.

P100GF-65-3BA1-3

100 PIN PLASTIC QFP (FINE PITCH) (□14)



NOTE


Each lead centerline is located within 0.10 mm (0.004 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	16.0±0.2	0.630±0.008
B	14.0±0.2	0.551 ^{+0.009} _{-0.008}
C	14.0±0.2	0.551 ^{+0.009} _{-0.008}
D	16.0±0.2	0.630±0.008
F	1.0	0.039
G	1.0	0.039
H	0.22 ^{+0.05} _{-0.04}	0.009±0.002
I	0.10	0.004
J	0.5 (T.P.)	0.020 (T.P.)
K	1.0±0.2	0.039 ^{+0.009} _{-0.008}
L	0.5±0.2	0.020 ^{+0.008} _{-0.009}
M	0.17 ^{+0.03} _{-0.07}	0.007 ^{+0.001} _{-0.003}
N	0.10	0.004
P	1.45	0.057
Q	0.125±0.075	0.005±0.003
R	5°±5°	5°±5°
S	1.7 MAX.	0.067 MAX.

Remark The external dimensions and material of the ES version are the same as that of the mass-produced version.

P100GC-50-7EA-2

100 PIN PLASTIC LQFP (FINE PITCH) (14×14)



NOTE

Each lead centerline is located within 0.08 mm (0.003 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	16.00±0.20	0.630±0.008
B	14.00±0.20	0.551 ^{+0.009} _{-0.008}
C	14.00±0.20	0.551 ^{+0.009} _{-0.008}
D	16.00±0.20	0.630±0.008
F	1.00	0.039
G	1.00	0.039
H	0.22 ^{+0.05} _{-0.04}	0.009±0.002
I	0.08	0.003
J	0.50 (T.P.)	0.020 (T.P.)
K	1.00±0.20	0.039 ^{+0.009} _{-0.008}
L	0.50±0.20	0.020 ^{+0.008} _{-0.009}
M	0.17 ^{+0.03} _{-0.07}	0.007 ^{+0.001} _{-0.003}
N	0.08	0.003
P	1.40±0.05	0.055±0.002
Q	0.10±0.05	0.004±0.002
R	3° ^{+7°} _{-3°}	3° ^{+7°} _{-3°}
S	1.60 MAX.	0.063 MAX.

S100GC-50-8EU

Remark The external dimensions and material of the ES version are the same as that of the mass-produced version.

14. RECOMMENDED SOLDERING CONDITIONS

The μ PD78076 and 78078 should be soldered and mounted under the conditions recommended in the table below.

For detail of recommended soldering conditions, refer to the information document **Semiconductor Device Mounting Technology Manual (C10535E)**.

For soldering methods and conditions other than those recommended below, consult an NEC sales personnel.

Table 14-1. Surface Mounting Type Soldering Conditions

- (1) μ PD78076GF-xxx-3BA: 100-pin plastic QFP (14 × 20 mm, resin thickness 2.7 mm)
 μ PD78078GF-xxx-3BA: 100-pin plastic QFP (14 × 20 mm, resin thickness 2.7 mm)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235°C, Duration: 30 sec. max. (at 210°C or above), Number of times: three or less.	IR35-00-3
VPS	Package peak temperature: 215°C, Duration: 40 sec. max. (at 200°C or above), Number of times: three or less.	VP15-00-3
Wave soldering	Soldering bath temperature: 260°C max., Duration: 10 sec. max., Number of times: once, Preheating temperature: 120°C max. (package surface temperature)	WS60-00-1
Partial heating	Pin temperature: 300°C max. Duration: 3 sec. max. (per pin row)	—

- (2) μ PD78076GC-xxx-7EA: 100-pin plastic QFP (fine pitch) (14 × 14 mm, resin thickness 1.45 mm)
 μ PD78078GC-xxx-7EA: 100-pin plastic QFP (fine pitch) (14 × 14 mm, resin thickness 1.45 mm)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235°C, Duration: 30 sec. max. (at 210°C or above), Number of times: two or less. Exposure limit: 7 days ^{Note} (after that, prebaking is necessary at 125°C for 10 hours)	IR35-107-2
VPS	Package peak temperature: 215°C, Duration: 40 sec. max. (at 200°C or above), Number of times: two or less. Exposure limit: 7 days ^{Note} (after that, prebaking is necessary at 125°C for 10 hours)	VP15-107-2
Partial heating	Pin temperature: 300°C max. Duration: 3 sec. max. (per pin row)	—

Note Exposure limit after dry-pack is opened. Storage conditions: temperature of 25°C and relative humidity of 65% or less.

- Cautions**
1. Use of more than one soldering method should be avoided (except for the partial heating method).
 2. The soldering conditions for the μ PD78076GC-xxx-8EU and μ PD78078GC-xxx-8EU are undefined, since they are still under development.

★

APPENDIX A. DEVELOPMENT TOOLS

The following tools are available for system development using the μ PD78076 and 78078.
Also refer to (5) Cautions when Using Development Tools.

(1) Language Processing Software

RA78K/0	Assembler package common to the 78K/0 Series
CC78K/0	C compiler package common to the 78K/0 Series
DF78078	Device file common to the μ PD78078 Subseries
CC78K/0-L	C compiler library source file common to the 78K/0 Series

(2) PROM Writing Tools

PG-1500	PROM programmer
PA-78P078GF	Programmer adapters connected to the PG-1500
PA-78P078GC	
PA-78P078KL-T	
PG-1500 controller	PG-1500 control program

(3) Debugging Tools

- In-circuit emulator (when IE-78K0-NS is used)

IE-78K0-NS ^{Note}	In-circuit emulator common to the 78K/0 Series
IE-70000-MC-PS-B	Power supply unit for the IE-78K0-NS
IE-70000-98-IF-C ^{Note}	Interface adapter when using the PC-9800 series (except for notebook computers) as the host machine
IE-70000-CD-IF ^{Note}	PC card and interface cable when using the PC-9800 series notebook computers as the host machine
IE-70000-PC-IF-C ^{Note}	Interface adapter when using IBM PC/AT™ and its compatibles as the host machine
IE-78078-NS-EM1 ^{Note}	Emulation board to common to the μ PD78078 Subseries
NP-100GC	Emulation probe for 100-pin plastic QFP (GC-8EU type)
NP-100GF	Emulation probe for 100-pin plastic QFP (GF-3BA type)
TGC-100SDW	Conversion adapter to connect the NP-100GC and the target system board on which 100-pin plastic QFP (GC-8EU type) can be mounted
EV-9200GF-100	Socket mounted on the target system board for 100-pin plastic QFP (GF-3BA type)
ID78K0-NS ^{Note}	Integrated debugger for the IE-78K0-NS
SM78K0	System simulator common to the 78K/0 Series
DF78078	Device file common to the μ PD78078 Subseries

Note Under development

- In-circuit Emulator (when IE-78001-R-A is used)

IE-78001-R-A ^{Note}	In-circuit emulator common to the 78K/0 Series
IE-70000-98-IF-B	Interface adapter when using the PC-9800 series (except for notebook computers)
IE-70000-98-IF-C ^{Note}	as the host machine
IE-70000-PC-IF-B	Interface adapter and cable when using IBM PC/AT and its compatibles as the host
IE-70000-PC-IF-C ^{Note}	machine
IE-78000-R-SV3	Interface adapter and cable when using EWS as the host machine
IE-78078-NS-EM1 ^{Note}	Emulation board common to the μ PD78078 Subseries
IE-78078-R-EM	
IE-78K0-R-EX1 ^{Note}	Emulation probe conversion board that is necessary when using the IE-78078-NS-EM1 on the IE-78001-R-A
EP-78064GC-R	Emulation probe for 100-pin plastic QFP (GC-8EU type)
EP-78064GF-R	Emulation probe for 100-pin plastic QFP (GF-3BA type)
TGC-100SDW	Conversion adapter to connect the EP-78064GC-R and the target system board on which 100-pin plastic QFP (GC-8EU type) can be mounted
EV-9200GF-100	Socket mounted on the target system board for 100-pin plastic QFP (GF-3BA type)
ID78K0	Integrated debugger for the IE-78001-R-A
SM78K0	System simulator common to the 78K/0 Series
DF78078	Device file common to the μ PD78078 Subseries

Note Under development

(4) Real-time OS

RX78K/0	Real-time OS for the 78K/0 Series
MX78K0	OS for the 78K/0 Series

(5) Cautions when Using Development Tools

- The ID78K0-NS, ID78K0, and SM78K0 are used in combination with the DF78078.
- The CC78K/0 and RX78K/0 are used in combination with the RA78K/0 or DF78078.
- The NP-100GC and NP-100GF are products of Naito Densei Machidaseisakusho Co., Ltd. (044-822-3813). Contact an NEC distributor about purchasing.
- The TGC-100SDW is a product of TOKYO ELETECH CORPORATION.
Refer to: Daimaru Kogyo, Ltd. Tokyo Electronic Components Division (03-3820-7112)
Osaka Electronic Components Division (06-244-6672)
- Refer to **78K/0 Series Selection Guide (U11126E)** about third-party development tools.
- The host machine and the OS applied to each software are shown below.

Software	Host Machine [OS]	PC	EWS
		PC-9800 series [Windows TM] IBM PC/AT and compatibles [Japanese/English Windows]	HP9000 series 700 TM [HP-UX TM] SPARCstation TM [SunOS TM] NEWS TM (RISC) [NEWS-OS TM]
RA78K/0		✓/Note	✓
CC78K/0		✓/Note	✓
PG-1500 controller		✓/Note	—
ID78K0-NS		✓	—
ID78K0		✓	✓
SM78K0		✓	—
RX78K/0		✓/Note	✓
MX78K0		✓/Note	✓

Note DOS-based software

★ APPENDIX B. RELATED DOCUMENTS**Documents Related to Devices**

Document Name	Document No.	
	English	Japanese
μ PD78078, 78078Y Subseries User's Manual	U10641E	U10641J
μ PD78076, 78078 Data Sheet	This document	U10167J
μ PD78P078 Data Sheet	U10168E	U10168J
78K/0 Series User's Manual—Instructions	U12326E	U12326J
78K/0 Series Instruction Table	—	U10903J
78K/0 Series Instruction Set	—	U10904J
μ PD78078 Subseries Special Function Register Table	—	IEM-5607
78K/0 Series Application Note—Basic (III)	U10182E	U10182J

Caution The related documents listed above are subject to change without notice. Be sure to use the latest version for designing, etc.

Documents Related to Development Tools (User's Manuals)

Document Name		Document No.	
		English	Japanese
RA78K Series Assembler Package	Operation	EEU-1399	EEU-809
	Language	EEU-1404	EEU-815
RA78K Series Structured Assembler Preprocessor		EEU-1402	U12323J
RA78K0 Assembler Package	Operation	U11802E	U11802J
	Language	U11801E	U11801J
	Structured Assembly Language	U11789E	U11789J
CC78K Series C Compiler	Operation	EEU-1280	EEU-656
	Language	EEU-1284	EEU-655
CC78K/0 C Compiler	Operation	U11517E	U11517J
	Language	U11518E	U11518J
CC78K/0 C Compiler Application Note	Programming know-how	EEA-1208	EEA-618
CC78K Series Library Source File		—	U12322J
PG-1500 PROM Programmer		EEU-1335	U11940J
PG-1500 Controller PC-9800 Series (MS-DOS™) Based		EEU-1291	EEU-704
PG-1500 Controller IBM PC Series (PC DOS™) Based		U10540E	EEU-5008
IE-78K0-NS		To be prepared	To be prepared
IE-78001-R-A		To be prepared	To be prepared
IE-78K0-R-EX1		To be prepared	To be prepared
IE-78078-NS-EM1		To be prepared	To be prepared
IE-78078-R-EM		U10775E	U10775J
EP-78064		EEU-1469	EEU-934
SM78K0 System Simulator Windows Based	Reference	U10181E	U10181J
SM78K Series System Simulator	External part user open interface specifications	U10092E	U10092J
ID78K0-NS Integrated Debugger	Reference	To be prepared	U12900J
ID78K0 Integrated Debugger EWS Based	Reference	—	U11151J
ID78K0 Integrated Debugger Windows Based	Guide	U11649E	U11649J
ID78K0 Integrated Debugger PC Based	Reference	U11539E	U11539J

Caution The related documents listed above are subject to change without notice. Be sure to use the latest version for designing, etc.

Documents Related to Embedded Software (User's Manuals)

Document Name	Document No.	
	Japanese	English
78K/0 Series Real-time OS	Basics	U11537E
	Installation	U11536E
78K/0 Series OS MX78K0	Basics	U12257E

Other Documents

Document Name	Document No.	
	English	Japanese
IC Package Manual	C10943X	
Semiconductor Device Mounting Technology Manual	C10535E	C10535J
Quality Grades on NEC Semiconductor Devices	C11531E	C11531J
NEC Semiconductor Device Reliability/Quality Control System	C10983E	C10983J
Guide to Prevent Damage for Semiconductor Devices by Electrostatic Discharge (ESD)	C11892E	C11892J
Guide to Quality Assurance for Semiconductor Devices	MEI-1202	—
Microcomputer Product Series Guide	—	U11416J

Caution The related documents listed above are subject to change without notice. Be sure to use the latest version for designing, etc.

[MEMO]

NOTES FOR CMOS DEVICES

① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

② HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS device behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to V_{DD} or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- Ordering information
- Product release schedule
- Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC Electronics Inc. (U.S.)

Santa Clara, California
Tel: 408-588-6000
800-366-9782
Fax: 408-588-6130
800-729-9288

NEC Electronics (Germany) GmbH

Duesseldorf, Germany
Tel: 0211-65 03 02
Fax: 0211-65 03 490

NEC Electronics (UK) Ltd.

Milton Keynes, UK
Tel: 01908-691-133
Fax: 01908-670-290

NEC Electronics Italiana s.r.l.

Milano, Italy
Tel: 02-66 75 41
Fax: 02-66 75 42 99

NEC Electronics (Germany) GmbH

Benelux Office
Eindhoven, The Netherlands
Tel: 040-2445845
Fax: 040-2444580

NEC Electronics (France) S.A.

Velizy-Villacoublay, France
Tel: 01-30-67 58 00
Fax: 01-30-67 58 99

NEC Electronics (France) S.A.

Spain Office
Madrid, Spain
Tel: 01-504-2787
Fax: 01-504-2860

NEC Electronics (Germany) GmbH

Scandinavia Office
Taeby, Sweden
Tel: 08-63 80 820
Fax: 08-63 80 388

NEC Electronics Hong Kong Ltd.

Hong Kong
Tel: 2886-9318
Fax: 2886-9022/9044

NEC Electronics Hong Kong Ltd.

Seoul Branch
Seoul, Korea
Tel: 02-528-0303
Fax: 02-528-4411

NEC Electronics Singapore Pte. Ltd.

United Square, Singapore 1130
Tel: 253-8311
Fax: 250-3583

NEC Electronics Taiwan Ltd.

Taipei, Taiwan
Tel: 02-719-2377
Fax: 02-719-5951

NEC do Brasil S.A.

Cumbica-Guarulhos-SP, Brasil
Tel: 011-6465-6810
Fax: 011-6465-6829

FIP and IEBus are trademarks of NEC Corporation.

MS-DOS and Windows are either registered trademarks or trademarks of Microsoft Corporation in the United States and/or other countries.

PC/AT and PC DOS are trademarks of International Business Machines Corporation.

HP9000 series 700 and HP-UX are trademarks of Hewlett-Packard Company.

SPARCstation is a trademark of SPARC International, Inc.

SunOS is a trademark of Sun Microsystems, Inc.

NEWS and NEWS-OS are trademarks of Sony Corporation.

The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited without governmental license, the need for which must be judged by the customer. The export or re-export of this product from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

Anti-radioactive design is not implemented in this product.