

# MOS INTEGRATED CIRCUIT $\mu PD16707A$

# 263/256-OUTPUT TFT-LCD GATE DRIVER

# DESCRIPTION

The  $\mu$ PD16707A is a TFT-LCD gate driver equipped with 263/256-output lines. It can output a high-gate scanning voltage in response to CMOS level input because it provided with a level-shift circuit inside the IC circuit. It can also drive the XGA /SXGA/ SXGA+, and since the input signal is placed symmetrically, this product can wire easily between gate drivers.

# FEATURES

- CMOS level input (2.3 to 3.6 V)
- 263/256 outputs
- High-output voltage (VDD2 to VEE: 40 V MAX.)
- Capable of All-ON outputting (/AOR, /AOL)
- Input terminal symmetrical placement
- ★ Adapted to TCP/COF
- ★ Remark /xxx indicates active low signal.


# ★ ORDERING INFORMATION

Part Number	Package
$\mu$ PD16707AN-xxx	TCP (TAB package)
$\mu$ PD16707ANL-xxx	COF

**Remark** Purchasing the above chip entail the exchange of documents such as a separate memorandum or product quality, and the TCP's external shape is customized. To order the required shape, so please contact one of our sales representatives.


The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.

# **1. BLOCK DIAGRAM**





2. PIN CONFIGURATION (µPD16707AN-xxx: TCP) (Copper Foil Surface, Face-up)




**Remark** This figure does not specify the TCP package.

 $\star$ 

# **3. PIN FUNCTIONS**

Pin Symbol	Pin Name	I/O	Description		
O1 to O263	Driver	Output	These pins output scan signals that drive the vertical direction (gate lines) of a TFT-LCD. The output signals change in synchronization with the rising edge of shift clock CLK. The driver output amplitude is $V_{DD2}$ - $V_{EE}$ .		
O0, O264	Driver	Output	The signal of VEE level is outputted by fixation.		
R,/LR, R,/LL	Shift direction control	Input	The shift direction control pin of shift register. R,/LR, R,/LL = H (right shift): STVR $\rightarrow$ O <sub>1</sub> $\rightarrow$ O <sub>263</sub> $\rightarrow$ STVL R,/LR, R,/LL = L (left shift): STVL $\rightarrow$ O <sub>263</sub> $\rightarrow$ O <sub>1</sub> $\rightarrow$ STVR R,/LR and R,/LL are connected inside IC.		
STVR, STVL	Start pulse	I/O	This is the I/O of the internal shift register. The start pulse is read at the rising edge of shift clock CLK (CLKR, CLKL), and scan signals are output from the driver output pins. The input level is a $V_{DD1}$ -Vss (logic level). When in MODE = H, the start pulse is output at the falling edge of the 263rd clock of shift clock CLK, and is cleared at the falling edge of the 264th clock. The output level is $V_{DD1}$ -Vss (logic level).		
CLKR, CLKL	Shift clock	Input	This pin inputs a shift clock to the internal shift register. The shift operation is performed in synchronization with the rising edge of this input. CLKR and CLKL are connected inside IC.		
OER, OEL	Output enable	Input	When this pin goes high level, the driver output is fixed to VEE level. The shift register is not cleared. CLK is asynchronous in the clock. OER and OEL are connected inside IC.		
/AOR, /AOL	All-on control	Input	When this pin goes low level, all driver output = V <sub>DD2</sub> level. The shift register is not cleared. This pin has priority over OER and OEL. This pin is pulled up to V <sub>DD1</sub> power supply inside IC. CLK is asynchronous in the clock. /AOR and /AOL are connected inside IC.		
MODE	Selection of number of outputs	Input	$\begin{aligned} \text{MODE} &= V_{\text{DD1}} \text{ or open: } 263 \text{ outputs} \\ \text{MODE} &= V_{\text{SS}} : 256 \text{ outputs (Driver pins O_{129} to O_{135} are invalid.)} \\ \text{Input level is } V_{\text{DD1}} \text{-} V_{\text{SS}} \text{ (logic level)} \\ \text{This pin is pulled up to } V_{\text{DD1}} \text{ power supply inside IC.} \end{aligned}$		
V <sub>DD1</sub>	Logic power supply	_	2.3 to 3.6 V		
Vdd2	Driver positive power supply	-	5 to 30 V. The driver output: High level		
Vss	Logic ground	-	Connect this pin to the ground of the system.		
Vee	Negative Power supply for internal operation	_	–15 to –3 V. The driver output: Low level		

- Cautions 1. To prevent latch-up, turn on power to V<sub>DD1</sub>→V<sub>EE</sub>→V<sub>DD2</sub>→logic input in this order. Turn off power in the reverse order. These power up/down sequence must be observed also during transition period.
  - 2. Insert a capacitor of about 0.1 μF between each power line, as shown below, to secure noise margin such as V<sub>H</sub> and V<sub>IL</sub>.





# 4. RELATIONS OF ENABLE OUTPUT PIN NUMBER SELECTION AND OUTPUT PIN

Switching is possible for 263/256 with  $\mu$ PD16707A by the MODE pin.

MODE = H or open	MODE = L
263-output Mode	256-output Mode
O1	O1
O2	O2
O3	O <sub>3</sub>
O4	O4
O5	O5
O <sub>6</sub>	O <sub>6</sub>
$\downarrow$	$\downarrow$
O127	O127
O128	O <sub>128</sub>
O129	V <sub>OUT</sub> = V <sub>EE</sub>
O130	V <sub>OUT</sub> = V <sub>EE</sub>
O <sub>131</sub>	V <sub>OUT</sub> = V <sub>EE</sub>
O132	V <sub>OUT</sub> = V <sub>EE</sub>
O <sub>133</sub>	V <sub>OUT</sub> = V <sub>EE</sub>
O134	V <sub>OUT</sub> = V <sub>EE</sub>
O135	Vout = Vee
O136	O136
O137	O137
$\downarrow$	$\downarrow$
O259	O259
O260	O <sub>260</sub>
O <sub>261</sub>	O <sub>261</sub>
O262	O262
O263	O <sub>263</sub>

# 5. TIMING CHART (R,/LR = R,/LL = H, MODE = H, /AOR = /AOL = H)





# **6. ELECTRICAL SPECIFICATIONS**

Parameter Symbol		Rating	Unit
Logic Supply Voltage	Vdd1	–0.5 to +7.0	V
Driver Positive Supply Voltage	VDD2	–0.5 to +32	V
Power Supply Voltage	VDD2-VEE	-0.5 to +42	V
Internal Operation Negative Supply Voltage	VEE	-16 to + 0.5	V
Input Voltage	Vı	-0.5 to V <sub>DD1</sub> + 0.5	V
Operating Ambient Temperature	Та	-20 to +75	°C
Storage Temperature	Tstg	–55 to +125	°C

# Absolute Maximum Ratings (T<sub>A</sub> = 25°C, V<sub>SS</sub> = 0 V)

Caution Product qualify may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Logic Supply Voltage	V <sub>DD1</sub>		2.3	3.3	3.6	V
Driver Positive Supply Voltage	V <sub>DD2</sub>		5	20	30	V
Internal Operation Negative Supply Voltage	VEE		-15	-5	-3	V
Power Supply Voltage	VDD2-VEE		8	25	40	V
Clock Frequency	fclk				500	kHz

# Recommended Operating Range ( $T_A = -20$ to $+75^{\circ}C$ , $V_{SS} = 0$ V)

Parameter	Symbol	Condition	MIN.	TYP. <sup>Note</sup>	MAX.	Unit
High level Input Voltage	VIH	CLKR, CLKL, STVR, STVL, R,/LR,	0.8 VDD1		V <sub>DD1</sub>	V
Low level Input Voltage	VIL	R,/LL, OER, OEL, MODE	Vss		0.2 VDD1	V
High level Output Voltage	Vон	STVR (STVL), Іон = –40 <i>µ</i> А	VDD1-0.4		VDD1	V
Low level Output Voltage	Vol	STVR (STVL), Ιοι = +40 μΑ	Vss		Vss + 0.4	V
LCD Driver Output ON Resistance	Ron	V <sub>OUT</sub> = V <sub>EE</sub> + 1.0 V or V <sub>DD2</sub> – 1.0 V		0.4	1.0	kΩ
Pull-up Resistance	Rpu	V <sub>DD1</sub> = 3.0 V (/AOR, /AOL, MODE)	10	50	100	kΩ
Input Leak Current	lı∟	V <sub>I</sub> = 0 V or 3.6 V (except for /AOR, /AOL, MODE)			±1.0	μA
Static Current Dissipation	Idd1	V <sub>DD1</sub> , f <sub>CLK</sub> = 50 kHz, OER = OEL = L, f <sub>STV</sub> = 60 Hz, no load		20	200	μA
	Idd2	V <sub>DD2</sub> , f <sub>CLK</sub> = 50 kHz, OER = OEL = L, f <sub>STV</sub> = 60 Hz, no load		10	100	μA
	lee	VEE, fcLκ = 50 kHz, OER = OEL = L, fsτv = 60 Hz, no load	-300	-30		μA

Remark STV: STVR (STVL)

**★** Note The TYP. value are reference values at  $V_{DD1} = 3.0 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

	Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
$\star$	Cascade Output Delay Time	tPHL1	C∟ = 20 pF,			500	ns
		<b>t</b> PLH1	$CLKR(CLKL) \rightarrow STVL(STVR)$			500	ns
	Driver Output Delay Time	tPHL2	$C_L$ = 300 pF, CLKR (CLKL) $\rightarrow$ On			500	ns
		tPLH2				500	ns
		tphl3	$C_L = 300 \text{ pF, OER (OEL)} \rightarrow O_n$			500	ns
		<b>t</b> PLH3				500	ns
	Output Rise Time	tтıн	CL = 300 pF			800	ns
	Output Fall Time	tтнL				800	ns
	Input Capacitance	Cı	T <sub>A</sub> = 25°C			15	pF

# Switching Characteristics (T<sub>A</sub> = -20 to +75°C, V<sub>DD1</sub> = 2.3 to 3.6 V, V<sub>DD2</sub> = 20 V, V<sub>EE</sub> = -5 V, V<sub>SS</sub> = 0 V)

# Timing Requirements ( $T_A = -20$ to $+75^{\circ}C$ , $V_{DD1} = 2.3$ to 3.6 V, $V_{DD2} = 20$ V, $V_{EE} = -5$ V, $V_{SS} = 0$ V)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Clock Pulse High Width	PWCLK(H)		500			ns
Clock Pulse Low Width	PWclk(L)		500			ns
Enable Pulse Width	PWOE		1000			ns
Data Setup Time	<b>t</b> SETUP	STVR (STVL) $\uparrow \rightarrow$ CLKR, CLKL $\uparrow$	200			ns
Data Hold Time	<b>t</b> hold	CLKR, CLKL $\uparrow \rightarrow$ STVR (STVL) $\downarrow$	200			ns


**Remark** Unless otherwise specified, the input level is defined to be VIH = 0.8 VDD1, VIL = 0.2 VDD1.

Caution Keep the time and fall time of the logic input to  $t_r = t_f = 20$  ns (10 to 90% of the rated values).



# Switching Characteristics Waveform (R,/LR = R,/LL = H, MODE = H)

Unless otherwise specified, the input level is defined to be V<sub>IH</sub> = 0.8 V<sub>DD1</sub>, V<sub>IL</sub> = 0.2 V<sub>DD1</sub>.



10

# 7. RECOMMENDED MOUNTING CONDITIONS

The following conditions must be met of mounting conditions of the  $\mu\,\text{PD16707A}.$ 

For more details, refer to the

# \* [Semiconductor Device Mounting Manual] (http://www.necel.com/pkg/en/mount/index.html)

Please consult with our sales offices in case other mounting process is used, or in case the mounting is done under different conditions.

# μ PD16707AN-xxx: TCP (TAB Package)

Mounting Condition	Mounting Method	Condition
Thermocompression	Soldering	Heating tool 300 to 350°C, heating for 2 to 3 seconds : pressure 100g (per
		solder)
	ACF	Temporary bonding 70 to 100°C: pressure 3 to 8 kg/cm <sup>2</sup> : time 3 to 5 sec.
	(Adhesive Conductive	Real bonding 165 to 180°C: pressure 25 to 45 kg/cm <sup>2</sup> : time 30 to 40 sec.
	Film)	(When using the anisotropy conductive film SUMIZAC1003 of Sumitomo
		Bakelite,Ltd).

# Caution To find out the detailed conditions for mounting the ACF part, please contact the ACF manufacturing company. Be sure to avoid using two or more mounting methods at a time.

# NOTES FOR CMOS DEVICES

# ① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

# Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

# ② HANDLING OF UNUSED INPUT PINS FOR CMOS

## Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

# **③** STATUS BEFORE INITIALIZATION OF MOS DEVICES

# Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

Reference Documents

NEC

NEC Semiconductor Device Reliability/Quality Control System (C10983E) Quality Grades On NEC Semiconductor Devices (C11531E)

- The information in this document is current as of January 2004. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of a customer's equipment shall be done under the full responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific".

The "Specific" quality grade applies only to NEC Electronics products developed based on a customerdesignated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.

- "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
- "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
- "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

(Note)

- (1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).