CLC409 Very Wideband, Low Distortion Monolithic Op Amp

General Description

The CLC409 is a very wideband, DC coupled monolithic operational amplifier designed specifically for wide dynamic range systems requiring exceptional signal fidelity. Benefitting from National's current feedback architecture, the CLC409 offers a gain range of ±1 to ±10 while providing stable, oscillation free operation without external compensation, even at unity gain.

With its 350MHz small signal bandwidth $(V_{out}=2V_{pp})$, 10-bit distortion levels through 20MHz (R_L=100Ω), 8-bit distortion levels through 60MHz, 2.2nV/√Hz input referred noise and 13.5mA supply current, the CLC409 is the ideal driver or buffer for high speed flash A/D and D/A converters.

Wide dynamic range systems such as radar and communication receivers requiring a wideband amplifier offering exceptional signal purity will find the CLC409's low input referred noise and low harmonic and intermodulation distortion make it an attractive high speed solution.

Constructed using an advanced, complimentary biploar process and National's proven current feedback architecture, the CLC409 is available in several versions to meet a variety of requirements.

CLC409AJP -40°C to +85°C 8-pin plastic DIP -40°C to +85°C CLC409AJE 8-pin plastic SOIC

-40°C to +85°C CLC409ALC dice

CLC409AMC -55°C to +125°C dice qualified to Method 5008, MIL-STD-883, Level B

CLC409AJM5 -40°C to +85°C 5-pin SOT


DESC SMD number: 5962-92034


Features


- 350MHz small signal bandwidth
- -65/-72dBc 2nd/3rd harmonics (20MHz)
- Low noise
- 8ns settling to 0.1%
- 1200V/µs slew rate
- 13.5mA supply current (±5V)
- 70mA output current

Applications

- Flash A/D driver
- D/A transimpedance buffer
- Wide dynamic range IF amp
- Radar/communication receivers
- DDS post-amps
- Wideband inverting summer
- Line driver







© 1998 National Semiconductor Corporation Printed in the U.S.A

http://www.national.com

CLC409 Electrical Characteristics (A_V = +2, V_{CC} = ±5V, R_L = 100Ω, R_f = 250Ω; unless specified)

PARAMETERS	CONDITIONS	TYP	MAX & MIN RATINGS		UNITS	SYMBOL	
Ambient Temperature	CLC409AJ	+25°C	−40°C	+25°C	+ 85°C		
FREQUENCY DOMAIN PERF —3dB bandwidth	V _{out} <2V _{pp} V _{out} <5V _{pp}	350 110	>250 >90	>250 >90	>200 >80	MHz MHz	SSBW LSBW
gain flatness peaking peaking rolloff rolloff linear phase deviation differential gain differential phase	V_{out}^{SM} $< 0.5 V_{pp}$ DC to 75MHz > 75 MHz DC to 125MHz @ 200MHz DC to 100MHz 150Ω load, 3.58 MHz 4.43 MHz 150Ω load, 3.58 MHz 4.43 MHz 4.43 MHz	0 0 0.2 1.0 0.3 0.03 0.03 0.01	<0.4 <0.8 <1.0 <2.0 <0.8 <0.07 <0.07 <0.02 <0.02	<0.4 <0.8 <1.0 <2.2 <0.8 <0.06 <0.06 <0.02 <0.02	<0.4 <0.8 <1.0 <3.0 <1.0 <0.06 <0.06 <0.02 <0.02	dB dB dB dB 	GFPL GFPH GFR1 GFR2 LPD DG1 DG2 DP1 DP2
TIME DOMAIN RESPONSE rise and fall time settling time to 0.1% overshoot slew rate	2V step 5V step 2Vstep 2V step	1.3 3.5 8 5 1200	<1.6 <4.2 <12 <15 >1000	<1.6 <4.2 <12 <18 >1000	<1.6 <4.6 <12 <18 >1000	ns ns ns % V/µs	TRS TRL TS OS SR
DISTORTION AND NOISE RE 2nd harmonic distortion 3rd harmonic distortion	SPONSE 2V _{pp} , 5MHz 2V _{pp} , 20MHz 2V _{pp} , 60MHz 2V _{pp} , 5MHz 2V _{pp} , 20MHz 2V _{pp} , 60MHz	-86 -65 -49 -84 -72 -59	<-78 <-56 <-41 <-76 <-65 <-52	<-81 <-56 <-44 <-76 <-65 <-52	<-81 <-56 <-44 <-76 <-65 <-52	dBc dBc dBc dBc dBc dBc	HD2L HD2 HD2H HD3L HD3 HD3H
equivalent input noise non-inverting voltage inverting current non-inverting current total noise floor total integrated noise	>1MHZ >1MHZ >1MHZ >1MHZ >1MHZ 1MHZ to 150MHz	2.2 14.3 3.2 -157 38	<2.8 <18 <4.0 <-155 <47	<2.8 <18 <4.0 <-155 <47	<3.1 <20 <4.5 <-154 <52	nV/\sqrt{Hz} pA/\sqrt{Hz} pA/\sqrt{Hz} pA/\sqrt{Hz} dBm_{1Hz} μV	VN ICN NCN SNF INV
**supply current	non-inverting ficient inverting	0.5 25 10 100 100 100 50 50 13.5	<8.5 <50 <44 <275 <36 <200 >45 >45 <14.2	<4.5 	<9.5 <50 <22 <125 <30 <100 >45 >45 <14.2	mV μV/°C μΑ nA/°C μΑ dB dB mA	VIO DVIO IBN DIBN IBI DIBI PSRR CMRR ICC
MISCELLANEOUS PERFORM, non-inverting input resistance non-inverting input capacitance output impedance output voltage range common mode input range output current		1000 1 0.1 ±3.5 ±2.2 70	>250 <2 <0.3 >±3.0 ±1.5 36	>500 <2 <0.2 >±3.2 ±2.0 50	>1000 <2 <0.2 >±3.2 ±2.0 50	kΩ pF Ω V V mA	RIN CIN RO VO CMIR IO

Min/max ratings are based on product characterization and simulation. Individual parameters are tested as noted. Outgoing quality levels are determined from tested parameters.

Absolute Maximum Ratings

Miscellaneous Ratings


V_{cc}	±7 V
I _{out} output is short circuit protected	
but, maximum reliability will be	maintained
if l _{out} does not exceed	70mA
common mode input voltage	$\pm V_{cc}$
differential input voltage	10 Ÿ
junction temperature	+175°C
operating temperature range	
AJ:	-40°C to +85°C
storage temperature range	-65°C to $+150$ °C
lead solder duration (+300°C)	10 sec
EDS rating (human body model)	1000V

recommended gain range: ± 1 to ± 10 **Notes:** * AJ 100% tested at ± 25 °C.

Package Thermal Resistance						
Package	θ_{JC}	θ_{JA}				
AJP	95°C/W	155°C/W				
AJE	75°C/W	160°C/W				
AJM5	115°C/W	185°C/W				

Reliability Information Transistor count 28

CLC409 Typical Performance Characteristics ($T_A = 25^{\circ}$, $A_V = +6$, $V_{CC} = \pm 5V$, $R_L = 100\Omega$, $R_f = 500\Omega$)






Figure 1: recommended non-inverting gain circuit Feedback Resistor

The CLC409 achieves its excellent pulse and distortion performance by using the current feedback topology pioneered by Comlinear Corporation. The loop gain for a current feedback op amp, and hence the frequency response, is predominantly set by the feedback resistor value. The CLC409 is optimized for use with a 250Ω feedback resistor. Using lower values can lead to excessive ringing in the pulse response while a higher value will limit the bandwidth. Application Note OA-13 discusses this in detail along with the occasions where a different $R_{\rm f}$ might be advantageous.

Harmonic Distortion

The CLC409 has been optimized for exceptionally low harmonic distortion while driving very demanding resistive or capacitive loads. Generally, when used as the input amplifier to very high speed flash ADCs, the distortions introduced by the converter will dominate over the low CLC409 distortions shown on the plots on the previous page. The $0.01 \mu F$ capacitor (C_{ss}) shown across the supplies in Figures 1 and 2 is critical to achieving the lowest 2nd harmonic distortion.

The 2-tone, 3rd-order spurious plot shows a relatively constant difference between the test power level and the spurious level with that difference depending on frequency. The CLC409 does not show an intercept type performance, (where the relative spurious levels change at a 2X rate vs. the test tone powers), due to an internal full power bandwidth enhancement circuit that boosts the performance as the output swing increases while dissipating negligible quiescent power under low output power conditions. This feature enhances the distortion performance and full power bandwidth to match that of much higher quiescent supply current parts.

Figure 3 shows a typical application using the CLC409 to drive an ADC. The series resistor, $R_{\rm s}$, between the amplifier output and the ADC input is critical to achieving best system performance. This load capacitance, if applied directly to the output pin, can quickly lead to unacceptable levels of ringing in the pulse response. The plot of $R_{\rm s}$ and settling time vs. $C_{\rm L}$ on the previous page is an excellent starting point for settling $R_{\rm s}$. The value derived in that plot minimizes the step settling time into a fixed discrete capacitive load. Several additional




Figure 3: input amplifier to ADC

http://www.national.com




Figure 2: recommended inverting gain circuit

constraints should be considered, however, in driving the capacitive input of an ADC.

There is an option to increase $R_{\rm s},$ bandlimiting at the ADC input for either noise or Nyquist bandlimiting purposes. Increasing $R_{\rm s}$ too much, however, can induce an unacceptably large input glitch due to switching transients coupling through from the convert signal. Also, $C_{\rm in}$ is oftentimes a voltage dependent capacitance. This input impedance non-linearity will induce distortion terms that will increase as $R_{\rm s}$ is increased. Only slight adjustments up or down from the recommended $R_{\rm s}$ value should therefore be attempted in optimizing system performance.

DC Accuracy and Noise

The CLC409 offers an improved offset voltage over the pin compatible CLC400 low gain amplifier. The offset adjustment available on the CLC400 was therefore not included in this part. Figure 4 shows the output offset computation equation for the non-inverting configuration with an example using the typical bias current and offset specifications for $A_v = +2$.

Output Offset
$$\begin{aligned} &V_o = (\pm I_{bn}R_{in} \pm V_{io}) \; (1 + R_t/R_g) \; \pm \; I_{bi}R_f \\ &\text{Example Computation for } A_v = +2, R_f = 250\Omega, R_{in} = 25\Omega; \\ &V_o = (\pm 10\mu\text{A}(25\Omega) \pm 0.5\text{mV})2 \pm 10\mu\text{A}(250\Omega) = \pm 3.25\text{mV} \\ &\text{Figure 4: Output DC Offset Calculation} \end{aligned}$$

This low output offset voltage is a marked improvement over earlier very high speed amplifiers. Further improvement in the output offset voltage and drift is possible using the composite amplifiers described in Application Note OA-7.

The two input bias currents are physically unrelated in both magnitude and polarity for the current feedback topology. It is not possible, therefore, to cancel their effects by matching the source impedance for the two inputs (as is commonly done for matched input bias current devices).

The total output noise is computed in a similar fashion to output offset voltage. Using the input noise voltage and two input noise currents, the output noise is developed through the same gain equations for each term but combined as the square root of the sum of squared contributing elements. See Application Note OA-12 for a full discussion of noise calculations for current feedback amplifiers.

Printed Circuit Layout

As with any high speed component, a careful attention to the board layout is necessary for optimum performance. Evaluation PC boards (CLC730013-DIP, CLC730027-SOIC, and CLC730068-SOT) for the CLC409 are available. This additional supply bypassing capacitor, C_{ss}, can easily be added to the board if desired. Further layout suggestions can be found in Application Note OA-15.