

# 87C196KC 16-BIT HIGH-PERFORMANCE CHMOS MICROCONTROLLER

Automotive

- -40°C to +125°C
- 16 Kbytes of On-Chip EPROM
- **■** 232 Byte Register File
- 256 Bytes of Additional RAM
- Register-to-Register Architecture
- 28 Interrupt Sources/16 Vectors
- **Peripheral Transaction Server**
- 1.75 μs 16 x 16 Multiply (16 MHz)
- 3.0 µs 32/16 Divide (16 MHz)
- Powerdown and Idle Modes
- Five 8-Bit I/O Ports
- 16-Bit Watchdog Timer
- Dynamically Configurable 8-Bit or 16-Bit Buswidth

- **■** Full Duplex Serial Port
- High-Speed I/O Subsystem
- 16-Bit Timer
- 16-Bit Up/Down Counter with Capture
- 3 Pulse-Width-Modulated Outputs
- Four 16-Bit Software Timers
- 8- or 10-Bit 8-Channel A/D Converter with Sample/Hold
- **HOLD/HLDA Bus Protocol**
- OTP One-Time Programmable and QROM Versions
- Available in 12 MHz and 16 MHz Versions
- 16 MHz Operation

The 87C196KC 16-bit microcontroller is a high-performance member of the MCS® 96 microcontroller family. The 87C196KC is an enhanced 8XC196KB device with 488 bytes RAM, 16 MHz operation and 16 Kbytes of on-chip EPROM. Intel's CHMOS process provides a high performance processor along with low power consumption.

Four high-speed capture inputs are provided to record times when events occur. Six high-speed outputs are available for pulse or waveform generation. The high-speed output can also generate four software timers or start an A/D conversion. Events can be based on the timer or up/down counter.

#### NOTICE:

This datasheet contains information on products in full production. Specifications within this datasheet are subject to change without notice. Verify with your local Intel sales office that you have the latest datasheet before finalizing a design.

January 1995 Order Number: 270846-004

5-188

**=** 4826175 0168446 4T5 **==** 






Figure 1. 87C196KC Block Diagram




Figure 2. The 87C196KC Family Nomenclature

#### 87C196KC Enhanced Feature Set over the 87C196KB

- The 87C196KC has twice the RAM and twice the EPROM of the 87C196KB. Also, a Vertical Register Windowing Scheme allows the extra 256 bytes of RAM to be used as registers. This greatly reduces the context switching time.
- Peripheral Transaction Server (PTS). The PTS is an alternative way to service an interrupt, reducing latency
  and overhead. Each interrupt can be mapped to its PTS channel, which acts like a DMA channel. Each
  interrupt can now do a single or block transfer, without executing an Interrupt service routine. Special PTS
  modes exist for the A/D converter. HSI. and HSO.
- Two extra Pulse Width Modulated outputs. The 87C196KC has added 2 PWM outputs that are functionally compatible to the 87C196KB PWM.
- 4. Timer2 Internal Clocking. Timer2 can now be clocked with an internal source, every 1 or 8 state times.
- The A/D can now perform an 8- as well as a 10-bit conversion. 8-bit conversion allows for a faster conversion time.
- 6. Additional On-chip Memory Security. Two UPROM (Uneraseable Programmable Read Only Memory) bits can be programmed to disable the bus controller for external code and data fetches. Once programmed, a UPROM bit cannot be erased. By shutting off the bus controller for external fetches, no one can try and gain access to your code by executing from external memory.
- New Instructions. The 87C196KC has 5 new instructions. An exchange (XCHB/XCHW) instruction swaps two memory locations, an Interruptable Block Move Instruction (BMOVI), a Table Indirect Jump (TIJMP) instruction, and two instructions for enabling and disabling the PTS (EPTS/DPTS).

**4826175 0168447 331 📼** 

5-189

#### **AUTOMOTIVE 87C196KC**



# **PACKAGING**

PLCC	Description	PLCC	Description	PLCC	Description
9	ACH7/P0.7	54	AD6/P3.6	31	P1.6/HLDA
8	ACH6/P0.6	53	AD7/P3.7	30	P1.5/BREQ
7	ACH2/P0.2	52	AD8/P4.0	29	HSO.1
6	ACH0/P0.0	51	AD9/P4.1	28	HSO.0
5	ACH1/P0.1	50	AD10/P4.2	27	HSO.5/HSI.3
4	ACH3/P0.3	49	AD11/P4.3	26	HSO.4/HSI.2
3	NMI	48	AD12/P4.4	25	HSI.1
2	EA	47	AD13/P4.5	24	HSI.0
1	Vcc	46	AD14/P4.6	23	P1.4/PWM2
68	V <sub>SS</sub>	45	AD15/P4.7	22	P1.3/PWM1
67	XTAL1	44	T2CLK/P2.3	21	P1.2
66	XTAL2	43	READY	20	P1.1
65	CLKOUT	42	T2RST/P2.4	19	P1.0
64	BUSWIDTH	41	BHE/WRH	18	TXD/P2.0
63	INST	40	WR/WRL	17	RXD/P2.1
62	ALE/ADV	39	PWM0/P2.5	16	RESET
61	<b>P</b> D	38	P2.7/T2CAPTURE	15	EXTINT/P2.2
60	AD0/P3.0	37	V <sub>PP</sub>	14	V <sub>SS</sub>
59	AD1/P3.1	36	V <sub>SS</sub>	13	V <sub>REF</sub>
58	AD2/P3.2	35	HSO.3	12	ANGND
57	AD3/P3.3	34	HSO.2	11	ACH4/P.04
56	AD4/P3.4	33	P2.6/T2UP-DN	10	ACH5/P.05
55	AD5/P3.5	32	P1.7/HOLD	-	

Figure 3. 68-Pin PLCC Functional Pin-out






Figure 4. 68-Pin PLCC Package

**Table 1. Prefix Identification** 

	PLCC
87C196KC	AN87C196KC*
*OTP Version	-

## **AUTOMOTIVE 87C196KC**



# PIN DESCRIPTIONS

Symbol	Name and Function
V <sub>CC</sub>	Main supply voltage (5V).
V <sub>SS</sub>	Digital circuit ground (0V). There are three V <sub>SS</sub> pins, all of which must be connected.
V <sub>REF</sub>	Reference voltage for the A/D converter (5V). V <sub>REF</sub> is also the supply voltage to the analog portion of the A/D converter and the logic used to read Port 0. Must be connected for A/D and Port 0 to function.
ANGND	Reference ground for the A/D converter. Must be held at nominally the same potential as $V_{SS}$ .
V <sub>PP</sub>	Timing pin for the return from powerdown circuit. Connect this pin with a 1 $\mu$ F capacitor to $V_{SS}$ and a 1 $M\Omega$ resistor to $V_{CC}$ . If this function is not used $V_{PP}$ may be tied to $V_{CC}$ . This pin is the programming voltage on the EPROM device.
XTAL1	Input of the oscillator inverter and of the internal clock generator.
XTAL2	Output of the oscillator inverter.
CLKOUT	Output of the internal clock generator. The frequency of CLKOUT is ½ the oscillator frequency.
RESET	Reset input to the chip.
BUSWIDTH	Input for buswidth selection. If CCR bit 1 is a one, this pin selects the bus width for the bus cycle in progress. If BUSWIDTH is a 1, a 16-bit bus cycle occurs. If BUSWIDTH is a 0 an 8-bit cycle occurs. If CCR bit 1 is a 0, the bus is always an 8-bit bus.
NMI	A positive transition causes a vector through 203EH.
INST	Output high during an external memory read indicates the read is an instruction fetch. INST is valid throughout the bus cycle. INST is activated only during external memory accesses and output low for a data fetch.
EA	Input for memory select (External Access). EA equal to a TTL-high causes memory accesses to locations 2000H through 5FFFH to be directed to on-chip ROM/EPROM. EA equal to a TTL-low causes accesses to those locations to be directed to off-chip memory.
ALE/ADV	Address Latch Enable or Address Valid output, as selected by CCR. Both pin options provide a signal to demultiplex the address from the address/data bus. When the pin is ADV, it goes inactive high at the end of the bus cycle. ALE/ADV is activated only during external memory accesses.
RD	Read signal output to external memory. $\overline{\text{RD}}$ is activated only during external memory reads.
WR/WRL	Write and Write Low output to external memory, as selected by the CCR. WR will go low for every external write, while WRL will go low only for external writes where an even byte is being written. WR/WRL is activated only during external memory writes.
BHE/WRH	Bus High Enable or Write High output to external memory, as selected by the CCR. $\overline{BHE}=0$ selects the bank of memory that is connected to the high byte of the data bus. $AO=0$ selects the bank of memory that is connected to the low byte of the data bus. Thus accesses to a 16-bit wide memory can be to the low byte only ( $AO=0$ , $\overline{BHE}=1$ ), to the high byte only ( $AO=1$ , $\overline{BHE}=0$ ), or both bytes ( $AO=0$ , $\overline{BHE}=0$ ). If the WRH function is selected, the pin will go low if the bus cycle is writing to an odd memory location. $\overline{BHE/WRH}$ is valid only during 16-bit external memory write cycles.



# PIN DESCRIPTIONS (Continued)

Symbol	Name and Function
READY	Ready input to lengthen external memory cycles, for interfacing to slow or dynamic memory, or for bus sharing. When the external memory is not being used, READY has no effect.
HSI	Inputs to High Speed Input Unit, Four HSI pins are available: HSI.0, HSI.1, HSI.2 and HSI.3. Two of them (HSI.2 and HSI.3) are shared with the HSO Unit.
HSO	Outputs from High Speed Output Unit. Six HSO pins are available: HSO.0, HSO.1, HSO.2, HSI.3, HSO.4 and HSO.5. Two of them (HSO.4 and HSO.5) are shared with the HSI Unit.
Port 0	8-bit high impedance input-only port. These pins can be used as digital inputs and/or as analog inputs to the on-chip A/D converter.
Port 1	8-bit quasi-bidirectional I/O port.
Port 2	8-bit multi-functional port. All of its pins are shared with other functions in the 87C196KC.
Ports 3 and 4	8-bit bidirectional I/O ports with open drain outputs. These pins are shared with the multiplexed address/data bus.
HOLD	Bus Hold input requesting control of the bus.
HLDA	Bus Hold acknowledge output indicating release of the bus.
BREQ	Bus Request output activated when the bus controller has a pending external memory cycle.



### **ELECTRICAL CHARACTERISTICS**

## **Absolute Maximum Ratings\***

 Ambient Temperature
 −40°C to +125°C

 Under Bias
 −40°C to +125°C

 Storage Temperature
 −65°C to +150°C

 Voltage On Any Pin to V<sub>SS</sub>
 −0.5V to +7.0V

 Power Dissipation
 0.43W

NOTICE: This is a production data sheet. The specifications are subject to change without notice.

\*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

#### **OPERATING CONDITIONS**

Symbol	Description	Min	Max	Units
TA	Ambient Temperature Under Bias	-40	+125	င့
Vcc	Digital Supply Voltage	4.50	5.50	V
V <sub>REF</sub>	Analog Supply Voltage	4.50	5.50	٧
Fosc	Oscillator Frequency	4	16	MHz

#### NOTE:

ANGND and VSS should be nominally at the same potential.

## DC CHARACTERISTICS (Over Specified Operating Conditions)

Symbol	Description	Min	Max	Units	Test Conditions
VIL	Input Low Voltage	-0.5	0.8	٧	
V <sub>IH</sub> ·	Input High Voltage (Note 1)	0.2 V <sub>CC</sub> + 1.0	V <sub>CC</sub> + 0.5	V	
V <sub>IH1</sub>	Input High Voltage on XTAL 1, EA	0.7 V <sub>CC</sub>	V <sub>CC</sub> + 0.5	٧	
V <sub>IH2</sub>	Input High Voltage on RESET	2.2	V <sub>CC</sub> + 0.5	٧	
V <sub>OL</sub>	Output Low Voltage		0.3 0.45 1.5	>>>	$I_{OL} = 200 \mu A$ $I_{OL} = 2.8 mA$ $I_{OL} = 7 mA$
V <sub>OL1</sub>	Output Low Voltage in RESET on P2.5 (Note 2)		0.8	٧	I <sub>OL</sub> = +0.2 mA
V <sub>OH</sub>	Output High Voltage (Standard Outputs)	V <sub>CC</sub> - 0.3 V <sub>CC</sub> - 0.7 V <sub>CC</sub> - 1.5		>>>	$I_{OH} = -200 \mu\text{A}$ $I_{OH} = -3.2 \text{mA}$ $I_{OH} = -7 \text{mA}$
V <sub>OH1</sub>	Output High Voltage (Quasi-bidirectional Outputs)	V <sub>CC</sub> - 0.3 V <sub>CC</sub> - 0.7 V <sub>CC</sub> - 1.5		<b>&gt;</b>	l <sub>OH</sub> = -10 μA l <sub>OH</sub> = -30 μA l <sub>OH</sub> = -60 μA
V <sub>OH2</sub>	Output High Voltage in RESET on P2.0 (Note 2)	2.0		٧	I <sub>OH</sub> = -0.6 mA

#### NOTES:

1. All pins except RESET, XTAL1 and EA.

2. Violating these specifications in Reset may cause the part to enter test modes.



## DC CHARACTERISTICS (Over Specified Operating Conditions)

Symbol	Description	Min	Тур	Max	Units	Test Conditions
ILI	Input Leakage Current (Std. Inputs)			±10	μΑ	0 < V <sub>IN</sub> < V <sub>CC</sub> - 0.3V
I <sub>LI1</sub>	Input Leakage Current (Port 0)			±3	μА	0 < V <sub>IN</sub> < V <sub>REF</sub>
ITL	1 to 0 Transition Current (QBD Pins)			-650	μΑ	V <sub>IN</sub> = 2.0V
I <sub>IL</sub>	Logical 0 Input Current (QBD Pins)			-70	μΑ	V <sub>IN</sub> = 0.45V
lcc	Active Mode Current in Reset		50	70	mA	XTAL1 = 16 MHz
IREF	A/D Converter Reference Current		2	5	mA	$V_{CC} = V_{PP} = V_{REF} = 5.5V$
IDLE	Idle Mode Current		15	30	mA	
I <sub>PD</sub>	Powerdown Mode Current		50	T.B.D.	μΑ	$V_{CC} = V_{PP} = V_{REF} = 5.5V$
R <sub>RST</sub>	Reset Pullup Resistor	6K		65K	Ω	$V_{CC} = 5.0V, V_{IN} = 4.0V$
Cs	Pin Capacitance (Any Pin to V <sub>SS</sub> )			10	pF	

#### NOTES:

(Notes apply to all specifications)

1. QBD (Quasi-bidirectional) pins include Port 1, P2.6 and P2.7.

- 2. Standard Outputs include AD0-15, RD, WR, ALE, BHE, INST, HSO pins, PWM/P2.5, CLKOUT, RESET, Ports 3 and 4, TXD/P2.0 and RXD (in serial mode 0). The VOH specification is not valid for RESET. Ports 3 and 4 are open-drain outputs,
- 3. Standard Inputs include HSI pins, READY, BUSWIDTH, NMI, RXD/P2.1, EXTINT/P2.2, T2CLK/P2.3 and T2RST/P2.4.
- 4. Maximum current per pin must be externally limited to the following values if VOL is held above 0.45V or VOH is held below V<sub>CC</sub> - 0.7V:

IOL on Output pins: 10 mA

IOH on quasi-bidirectional pins: self limiting

IOH on Standard Output pins: 10 mA

5. Maximum current per bus pin (data and control) during normal operation is  $\pm 3.2$  mA.

6. During normal (non-transient) conditions the following total current limits apply: IOH is self limiting

IOL: 29 mA Port 1, P2.6

HSO, P2.0, RXD, RESET P2.5, P2.7, WR, BHE I<sub>OL</sub>: 29 mA I<sub>OL</sub>: 13 mA

I<sub>OH</sub>: 26 mA I<sub>OH</sub>: 11 mA

IOL: 52 mA IOH: 52 mA AD0-AD15 RD, ALE, INST-CLKOUT

I<sub>OL</sub>: 13 mA IOH: 13 mA






Figure 5. I<sub>CC</sub> and I<sub>IDLE</sub> vs Frequency

### **AC CHARACTERISTICS**

For use over specified operating conditions.

Test Conditions: Capacitive load on all pins = 100 pF, Rise and fall times = 10 ns, FOSC = 16 MHz

#### The system must meet these specifications to work with the 87C196KC:

Symbol	Description	Min	Max	Units	Notes
TAVYV	Address Valid to READY Setup		2 T <sub>OSC</sub> - 75	ns	
TLLYV	ALE Low to READY Setup		T <sub>OSC</sub> - 70	ns	
T <sub>YLYH</sub>	Non READY Time	No up	per limit	ns	
T <sub>CLYX</sub>	READY Hold after CLKOUT Low	0	T <sub>OSC</sub> - 30	ns	(Note 1)
TLLYX	READY Hold after ALE Low	T <sub>OSC</sub> - 15	2 T <sub>OSC</sub> - 40	ns	(Note 1)
TAVGV	Address Valid to Buswidth Setup	·	2 T <sub>OSC</sub> - 75	ns	
T <sub>LLGV</sub>	ALE Low to Buswidth Setup		T <sub>OSC</sub> - 60	ns	
T <sub>CLGX</sub>	Buswidth Hold after CLKOUT Low	0		ns	
TAVDV	Address Valid to Input Data Valid		3 T <sub>OSC</sub> - 55	ns	(Note 2)
T <sub>RLDV</sub>	RD Active to Input Data Valid		T <sub>OSC</sub> - 30	ns	(Note 2)
T <sub>CLDV</sub>	CLKOUT Low to Input Data Valid		T <sub>OSC</sub> - 50	ns	
TRHDZ	End of RD to Input Data Float		Tosc	ns	
T <sub>RXDX</sub>	Data Hold after RD Inactive	0		ns	

### NOTES:

- 1. If max is exceeded, additional wait states will occur.
- 2. If wait states are used, add 2  $T_{OSC}$   $^{\bullet}$  N, where N = number of wait states.



## AC CHARACTERISTICS (Continued)

For use over specified operating conditions.

Test Conditions: Capacitive load on all pins = 100 pF, Rise and fall times = 10 ns, FOSC = 16 MHz

#### The 87C196KC will meet these specifications:


Symbol	Description	Min	Max	Units	Notes
F <sub>XTAL</sub>	Frequency on XTAL <sub>1</sub>	4.0	16	MHz	(Note 1)
Tosc	I/F <sub>XTAL</sub>	62.5	250	ns	
Тхнсн	XTAL1 High to CLKOUT High or Low	20	110	ns	
TCLCL	CLKOUT Cycle Time	2 T	osc	ns	
T <sub>CHCL</sub>	CLKOUT High Period	T <sub>OSC</sub> 10	Tosc+15	ns	
T <sub>CLLH</sub>	CLKOUT Falling Edge to ALE Rising	-5	15	ns	
T <sub>LLCH</sub>	ALE Falling Edge to CLKOUT Rising	-20	+ 15	ns	
TLHLH	ALE Cycle Time	4 T <sub>0</sub>	osc	ns	(Note 4)
T <sub>LHLL</sub>	ALE High Period	T <sub>OSC</sub> - 10	T <sub>OSC</sub> +10	ns	
TAVLL	Address Setup to ALE Falling Edge	T <sub>OSC</sub> 15			
TLLAX	Address Hold after ALE Falling Edge	T <sub>OSC</sub> - 40		ns	
T <sub>LLRL</sub>	ALE Falling Edge to RD Falling Edge	T <sub>OSC</sub> - 30		ns	
TRLCL	RD Low to CLKOUT Falling Edge	0	35	ns	
T <sub>RLRH</sub>	RD Low Period	T <sub>OSC</sub> - 5		ns	(Note 4)
TRHLH	RD Rising Edge to ALE Rising Edge	Tosc	T <sub>OSC</sub> + 25	ns	(Note 2)
T <sub>RLAZ</sub>	RD Low to Address Float		5	ns	
TLLWL	ALE Falling Edge to WR Falling Edge	T <sub>OSC</sub> - 10		ns	
T <sub>CLWL</sub>	CLKOUT Low to WR Falling Edge	0	25	ns	
TQVWH	Data Stable to WR Rising Edge	T <sub>OSC</sub> - 30			(Note 4)
TCHWH	CLKOUT High to WR Rising Edge	-10	15	ns	
T <sub>WLWH</sub>	WR Low Period	T <sub>OSC</sub> - 30		ns	(Note 4)
T <sub>WHQX</sub>	Data Hold after WR Rising Edge	T <sub>OSC</sub> - 25		ns	
TWHLH	WR Rising Edge to ALE Rising Edge	T <sub>OSC</sub> - 10	T <sub>OSC</sub> + 15	ns	(Note 2)
T <sub>WHBX</sub>	BHE, INST after WR Rising Edge	T <sub>OSC</sub> - 10		ns	
T <sub>WHAX</sub>	AD8-15 HOLD after WR Rising	T <sub>OSC</sub> - 30		ns	(Note 3)
T <sub>RHBX</sub>	BHE, INST after RD Rising Edge	T <sub>OSC</sub> - 10		ns	
TRHAX	AD8-15 HOLD after RD Rising	T <sub>OSC</sub> - 30		ns	(Note 3)

#### NOTES

- 1. Testing performed at 4.0 MHz. However, the device is static by design and will typically operate below 1 Hz.
- 2. Assuming back-to-back bus cycles.
- 3. 8-Bit bus only.
- 4. If wait states are used, add 2 TOSC \* N, where N = number of wait states.




**System Bus Timings** 






# **READY Timings (One Waitstate)**



## **Buswidth Timings**



**=** 4826175 0168457 280 **=** 

5-199




# **HOLD/HLDA** Timings

Symbol	Description	Min	Max	Units	Notes
THVCH	HOLD Setup	55		ns	(Note 1)
T <sub>CLHAL</sub>	CLKOUT Low to HLDA Low	-15	15	ns	
T <sub>CLBRL</sub>	CLKOUT Low to BREQ Low	-15	15	ns	
TAZHAL	HLDA Low to Address Float		15	ns	
TBZHAL	HLDA Low to BHE, INST, RD, WR Weakly Driven		15	ns	
TCLHAH	CLKOUT Low to HLDA High	-15	15	ns	
TCLBRH	CLKOUT Low to BREQ High	-15	15	ns	
T <sub>HAHAX</sub>	HLDA High to Address No Longer Float	-15		ns	
T <sub>HAHBV</sub>	HLDA High to BHE, INST, RD, WR Valid	-10		ns	
T <sub>CLLH</sub>	CLKOUT Low to ALE High	5	15	ns	

#### NOTE:

#### DC SPECIFICATIONS IN HOLD

	Min	Max	Units
Weak Pullups on ADV, RD, WR, WRL, BHE	50K	250K	$V_{CC} = 5.5V, V_{IN} = 0.45V$
Weak Pulldowns on ALE, INST	10K	50K	V <sub>CC</sub> = 5.5V, V <sub>IN</sub> = 2.4



5-200

4826175 0168458 117


<sup>1.</sup> To guarantee recognition at next clock.



#### **EXTERNAL CLOCK DRIVE**


Symbol	Parameter	Min	Max	Units
1/T <sub>XLXL</sub>	Oscillator Frequency	4.0	16.0	MHz
TXLXL	Oscillator Frequency	62.5	250	ns
Тхнхх	High Time	22		ns
T <sub>XLXX</sub>	Low Time	22		ns
T <sub>XLXH</sub>	Rise Time		10	ns
T <sub>XHXL</sub>	Fall Time		10	ns

#### EXTERNAL CLOCK DRIVE WAVEFORMS



An external oscillator may encounter as much as a 100 pF load at XTAL1 when it starts-up. This is due to interaction between the amplifier and its feedback capacitance. Once the external signal meets the  $V_{IL}$  and  $V_{IH}$  specifications, the capacitance will not exceed 20 pF.

#### AC TESTING INPUT, OUTPUT WAVEFORMS



#### FLOAT WAVEFORMS



270846-28

For Timing Purposes a Port Pin is no Longer Floating when a 100 mV change from Load Voltage Occurs and Begins to Float when a 100 mV change from the Loaded V<sub>OH</sub>/V<sub>OL</sub> Level occurs  $|_{OL}/|_{OH} = \pm 15$  mA.

## **EXPLANATION OF AC SYMBOLS**

Each symbol is two pairs of letters prefixed by "T" for time. The characters in a pair indicate a signal and its condition, respectively. Symbols represent the time between the two signal/condition points.

Conditions:	Signals:	L— ALE/ADV
H— High	A— Address	BR— BREQ
L— Low	B— BHE	R— RD
V— Valid	C— CLKOUT	W WR/WRH/WRL
X— No Longer Valid	D— DATA	X— XTAL1
Z— Floating	G— Buswidth	Y— READY
, and the second	H— HOLD	Q— Data Out
	HA— <del>HLDA</del>	

| 4826175 O168459 O53 **|** 




# AC CHARACTERISTICS—SERIAL PORT—SHIFT REGISTER MODE

#### SERIAL PORT TIMING-SHIFT REGISTER MODE

Symbol	Parameter	Min	Max	Units
T <sub>XLXL</sub>	Serial Port Clock Period (BRR ≥ 8002H)	6 T <sub>OSC</sub>		ns
T <sub>XLXH</sub>	Serial Port Clock Falling Edge to Rising Edge (BRR ≥ 8002H)		4 T <sub>OSC</sub> + 50	ns
T <sub>XLXL</sub>	Serial Port Clock Period (BRR = 8001H)	4 Tosc		ns
TXLXH	Serial Port Clock Falling Edge to Rising Edge (BRR = 8001H)	2 T <sub>OSC</sub> = 50	2 T <sub>OSC</sub> +50	ns
T <sub>QVXH</sub>	Output Data Setup to Clock Rising Edge	2 T <sub>OSC</sub> - 50		ns
T <sub>XHQX</sub>	Output Data Hold after Clock Rising Edge	2 T <sub>OSC</sub> - 50	***	ns
T <sub>XHQV</sub>	Next Output Data Valid after Clock Rising Edge		2 T <sub>OSC</sub> + 50	ns
T <sub>DVXH</sub>	Input Data Setup to Clock Rising Edge	T <sub>OSC</sub> +50		ns
T <sub>XHDX</sub>	Input Data Hold after Clock Rising Edge	0.		ns
T <sub>XHQZ</sub>	Last Clock Rising to Output Float		1 Tosc	ns

## WAVEFORM-SERIAL PORT-SHIFT REGISTER MODE

### SERIAL PORT WAVEFORM—SHIFT REGISTER MODE





#### **EPROM SPECIFICATIONS**

## **AC EPROM Programming Characteristics**

Operating Conditions: Load Capacitance = 150 pF,  $T_A$  =  $+25^{\circ}$ C  $\pm 5^{\circ}$ C,  $V_{CC}$ ,  $V_{REF}$  = 5V,  $V_{SS}$ , ANGND = 0V,  $V_{PP}$  = 12.50V  $\pm 0.25$ V, EA = 12.50V  $\pm 0.25$ V

Symbol	Description	Min	Max	Units
T <sub>SHLL</sub>	Reset High to First PALE Low	1100		Tosc
T <sub>LLLH</sub>	PALE Pulse Width	50		Tosc
TAVLL	Address Setup Time	0		Tosc
TLLAX	Address Hold Time	100		Tosc
T <sub>PLDV</sub>	PROG Low to Word Dump Valid		50	Tosc
T <sub>PHDX</sub>	Word Dump Data Hold		50	Tosc
T <sub>DVPL</sub>	Data Setup Time	0		Tosc
T <sub>PLDX</sub>	Data Hold Time	400		Tosc
T <sub>PLPH</sub> (2)	PROG Pulse Width	50		Tosc
T <sub>PHLL</sub>	PROG High to Next PALE Low	220		Tosc
T <sub>LHPL</sub>	PALE High to PROG Low	220		Tosc
TPHPL	PROG High to Next PROG Low	220		Tosc
T <sub>PHIL</sub>	PROG High to AINC Low	0		Tosc
TILIH	AINC Pulse Width	240		Tosc
T <sub>ILVH</sub>	PVER Hold after AINC Low	50		Tosc
TILPL	AINC Low to PROG Low	170		Tosc
T <sub>PHVL</sub>	PROG High to PVER Valid		220	Tosc

#### NOTES:

1. Run Time Programming is done with  $F_{OSC}=6.0$  MHz to 12.0 MHz,  $V_{REF}=5V\pm0.50V$ .  $T_A=+25^{\circ}C$  to  $\pm5^{\circ}C$  and  $V_{PP}=12.50V$ . For run-time programming over a full operating range, contact the factory.

# **DC EPROM Programming Characteristics**

Symbol	Description	Min	Max	Units
lpp	V <sub>PP</sub> Supply Current (When Programming)		100	mA

#### NOTE:


V<sub>PP</sub> must be within 1V of V<sub>CC</sub> while V<sub>CC</sub> < 4.5V. V<sub>PP</sub> must not have a low impedance path to ground of V<sub>SS</sub> while V<sub>CC</sub> > 4.5V.

<sup>2.</sup> This specification is for the Word Dump Mode. For programming pulses, use 300 T<sub>OSC</sub> + 100  $\mu$ s.




## **EPROM PROGRAMMING WAVEFORMS**

# SLAVE PROGRAMMING MODE DATA PROGRAM MODE WITH SINGLE PROGRAM PULSE




## SLAVE PROGRAMMING MODE IN WORD DUMP WITH AUTO INCREMENT



# intel.

# SLAVE PROGRAMMING MODE TIMING IN DATA PROGRAM WITH REPEATED PROG PULSE AND AUTO INCREMENT





#### 10-BIT A/D CHARACTERISTICS

The speed of the A/D converter in the 10-bit mode can be adjusted by setting a clock prescaler on or off. At high frequencies more time is needed for the comparator to settle. The maximum frequency with the clock prescaler disabled is 6 MHz. The conversion times with the prescaler turned on or off is shown in the table below. The AD\_\_TIME register has not been characterized for the 10-bit mode.

The converter is ratiometric, so the absolute accuracy is dependent on the accuracy and stability

of VREF. VREF must be close to V $_{CC}$  since it supplies both the resistor ladder and the digital section of the converter.

### A/D CONVERTER SPECIFICATIONS

The specifications given below assume adherence to the Operating Conditions section of this data sheet. Testing is performed with V<sub>REF</sub> = 5.12V.

Clock Prescaler On IOC2.4 = 0	Clock Prescaler Off IOC2.4 = 1	
156.5 States	89.5 States	
19.5 μs @ 16 MHz	29.8 μs @ 6 MHz	

Parameter	Typical (3)	Minimum	Maximum	Units*	Notes
Resolution		1024 10	1024 10	Levels Bits	
Absolute Error		0	±4	LSBs	
Full Scale Error	±3			LSBs	
Zero Offset Error	±3			LSBs	77
Non-Linearity		0	±4	LSBs	
Differential Non-Linearity Error		>-1	+2	LSBs	
Channel-to-Channel Matching		0	±1	LSBs	
Repeatability	± 0.25			LSBs	
Temperature Coefficients: Offset Full Scale Differential Non-Linearity	0.009 0.009 0.009			LSB/°C LSB/°C LSB/°C	
Off Isolation		-60		dB	1, 2
Feedthrough	-60			<sup>*</sup> dB	1
V <sub>CC</sub> Power Supply Rejection	-60			dB	1
Input Resistance		750	1.2K	Ω	
DC Input Leakage		0	3.0	μΑ	
Sample Time: Prescaler On Prescaler Off	16 8			States States	
Input Capacitance	3			pF	

#### NOTES:

**--** 4826175 0168464 410 **--**

<sup>\*</sup>An "LSB", as used here, has a value of approximately 5 mV.

<sup>1.</sup> DC to 100 KHz.

<sup>2.</sup> Multiplexer Break-Before-Make Guaranteed.

<sup>3.</sup> Typical values are expected for most devices at 25°C.



#### 8-BIT MODE A/D CHARACTERISTICS

The 8-bit mode trades off resolution for a faster conversion time. The AD\_TIME register must be used when performing an 8-bit conversion.

The following specifications are tested @ 16 MHz with OA6H in AD\_TIME. The actual AD\_TIME register is tested with all possible values, to ensure functionality, but the accuracy of the A/D converter is not.

Sample Time	Convert Time
20 States	56 States
	NDTIME 16 MHz

Parameter	Typical	Minimum	Maximum	Units*	Notes
Resolution		256	256	Levels	
		8	8	Bits	
Absolute Error		0	±2	LSBs	
Full Scale Error	±1			LSBs	
Zero Offset Error	±2			LSBs	
Non-Linearity		0	±2	LSBs	
Differential Non-Linearity Error		>-1	+1	LSBs	
Channel-to-Channel Matching			±1	LSBs	
Repeatability	±0.25			LSBs	
Temperature Coefficients:					
Offset	0.003			LSB/°C	İ
Full Scale	0.003			LSB/°C	
Differential Non-Linearity	0.003			LSB/°C	

#### NOTES:

\*An "LSB", as used here, has a value of approximately 20 mV.

1. Typical values are expected for most devices at 25°C.

# 8XC196KB TO 87C196KC DESIGN CONSIDERATIONS

- Memory Map. The 87C196KC has 512 bytes of RAM/SFRs and 16K of ROM/EPROM. The extra 256 bytes of RAM will reside in locations 100H– 1FFH and the extra 8K of EPROM will reside in locations 4000H–5FFFH. These locations are external memory on the 87C196KB.
- The CDE pin on the KB has become a V<sub>SS</sub> pin on the KC to support 16 MHz operation.
- EPROM programming. The 87C196KC has a different programming algorithm to support 16K of on-board memory. When performing Run-Time Programming, use the section of code on page 99 of the 80C196KC User's Guide, Order Number 270704.
- 4. ONCE Mode Entry. The ONCE mode is entered on the 87C196KC by driving the TXD pin low on the rising edge of RESET. The TXD pin is held high by a pullup that is specified at 1.4 mA and remain at 2.0V. This Pullup must not be overridden or the 87C196KC will enter the ONCE mode.
- During the bus HOLD state, the 87C196KC weakly holds RD, WR, ALE, BHE and INST in their inactive states. The 87C196KB only holds ALE in its inactive state.
- A RESET pulse from the 87C196KC is 16 states rather than 4 states as on the 87C196KB (i.e., a watchdog timer overflow). This provides a longer RESET pulse for other devices in the system.



#### 87C196KC B-3 STEP ERRATA

- NMI during PTS skips an address: When an NMI interrupts a PTS routine, the first byte of the instruction following completion of the PTS cycle is lost. This results in incorrect code execution. Workaround: NMI must be disabled using external hardware during any PTS activity.
- 2. QBD port glitch. There is a strong negative glitch on all QBD Port pins (P1.x and P2.6, P2.7) synchronous with the first falling edge of CLKOUT. This glitch lasts about 10 ns, and only occurs one time following the initial application of V<sub>CC</sub>. The time for the pin to return to V<sub>CC</sub> may be several microseconds, depending on pin loading capacitance. Workaround: External systems and devices should be disabled from responding to this glitch until after the first CLKOUT falling edge has occurred.
- 3. Divide error during HOLD or READY. The result of a signed divide instruction may be off by one if executed while the device is held off the bus by HOLD or READY and the queue is empty. Specific timings of HOLD or READY going active or inactive must be met. Workaround for HOLD: disable HOLD during signed divide operations (using hardware or software). Workaround for READY: problem will only occur if unlimited wait state mode is selected, and 14 or more wait states are inserted.
- The HSI unit has two errata: one dealing with resolution and the other with first entries into the FIFO.

The HSI resolution is 9 states instead of 8 states. Events on the same line may be lost if they occur faster than once every 9 state times.

There is a mismatch between the 9 state time HSI resolution and the 8 state time timer. This causes one time value to be unused every 9 timer counts.

Events may receive a time-tag on one count later than expected because of this "skipped" time value.

If the first two events into an empty FIFO (not including the Holding Register) occur in the same internal phase, both are recorded with one timetag. Otherwise, if the second event occurs within 9 states after the first, its time-tag is one count later than the first time tag. If this is the "skipped" time value, the second event's time-tag is 2 counts later than the first's.

If the FIFO and Holding Register are empty, the first event will transfer into the Holding Register after 8 state times, leaving the FIFO empty again. If the second event occurs after this time, it will act as a new first event into an empty FIFO.

#### DATASHEET REVISION HISTORY

The following are the key differences between this datasheet and the -003 version:

- The "advanced information" status was dropped and replaced with production status (no label).
- 2. Trademarks were updated.