$10 \mathrm{MHz}, 20 \mathrm{~V} / \mu \mathrm{s}, \mathrm{G}=1,10,100,1000 \mathrm{iCMOS}^{\circledR}$
Programmable Gain Instrumentation Amplifier

## Preliminary Technical Data

## FEATURES

Small package: 10-lead MSOP
Programmable gains: 1, 10, 100, 1000
Digital or pin-programmable gain setting
Wide supply: $\pm 5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$
Excellent dc performance
High CMRR 120 dB , G = 100
Low gain drift: $10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$
Low offset drift: $1.2 \boldsymbol{\mu V} /{ }^{\circ} \mathrm{C}$, G = 1000
Excellent ac performance
Fast settling time: 615 ns to $0.001 \%$
High slew rate: $20 \mathrm{~V} / \mu \mathrm{s}$
Low distortion:
High CMRR over frequency: $\mathbf{8 0} \mathbf{~ d B}$ to $\mathbf{5 0} \mathbf{~ k H z}$
Low noise: $\mathbf{8} \mathbf{n V} / \sqrt{ } \mathrm{Hz}, \mathrm{G}=1000$
Low power: 4 mA

## APPLICATIONS

## Data acquisition

Biomedical analysis
Test and measurement
GENERAL DESCRIPTION
The AD8253 is an instrumentation amplifier with digitally programmable gains that has $G \Omega$ input impedance, low output noise, and low distortion making it suitable for interfacing with sensors and driving high sample rate analog-to-digital converters (ADCs). It has high bandwidth of 10 MHz , low THD and fast settling time of 615 ns to $0.001 \%$. Offset drift and gain drift are specified to $1.2 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ and $10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$, respectively for $\mathrm{G}=1000$. In addition to its wide input common voltage range, it boasts a high common-mode rejection of 80 dB at $\mathrm{G}=1$ from dc to 50 kHz . The combination of precision dc performance coupled with high speed capabilities make the AD8253 an excellent candidate for data acquisition. Furthermore, this monolithic solution simplifies design and manufacturing, and boosts performance of instrumentation by maintaining a tight match of internal resistors and amplifiers.

The AD8253 user interface consists of a parallel port that allows users to set the gain in one of two different ways (see Figure 1 for the functional block diagram). A 2-bit word sent via a bus can be latched using the $\overline{\mathrm{WR}}$ input. An alternative is to use transparent gain mode where the state of logic levels at the gain port determines the gain.

## FUNCTIONAL BLOCK DIAGRAM



Table 1. Instrumentation and Difference Amplifiers by Category

| High <br> Performance | Low <br> Cost | High <br> Voltage | Mil <br> Grade | Low <br> Power | Digital <br> Gain |
| :--- | :--- | :--- | :--- | :--- | :--- |
| AD8220 $^{1}$ | AD623 $^{1}$ | AD628 | AD620 | AD627 | AD8231 |
| AD8221 | AD8553 $^{1}$ | AD629 | AD621 |  | AD8250 |
| AD8222 |  |  | AD524 |  | AD8251 |
| AD8224 |  |  | AD526 |  | AD8555 |
|  |  |  | AD624 |  | AD8556 $^{1}$ |
|  |  |  |  |  | AD85571 |

${ }^{1}$ Rail-to-rail output.
The AD8253 is available in a 10 -lead MSOP package and is specified over the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range, making it an excellent solution for applications where size and packing density are important considerations.

## AD8253

## TABLE OF CONTENTS

Features ..... 1
Applications ..... 1
General Description ..... 1
Functional Block Diagram ..... 1
Revision History ..... 2
Specifications. ..... 3
Timing Diagram ..... 5
Absolute Maximum Ratings. ..... 6
Maximum Power Dissipation .....  6
ESD Caution .....  6
Pin Configuration and Function Descriptions .....  7
Theory of Operation .....  8
Gain Selection .....  .8
Outline Dimensions ..... 10
Ordering Guide ..... 10

## REVISION HISTORY

4/07-Revision 0: Initial Version

## Preliminary Technical Data

## SPECIFICATIONS

$+\mathrm{V}_{\mathrm{S}}=+15 \mathrm{~V},-\mathrm{V}_{\mathrm{S}}=-15 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=0 \mathrm{~V} @ \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{G}=1, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$, unless otherwise noted.
Table 2.


\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter \& Conditions \& Min \& Typ \& Max \& Unit \\
\hline \begin{tabular}{l}
Settling Time 0.001\%
\[
\begin{aligned}
\& \mathrm{G}=1 \\
\& \mathrm{G}=10 \\
\& \mathrm{G}=100 \\
\& \mathrm{G}=1000
\end{aligned}
\] \\
Slew Rate
\[
\begin{aligned}
\& G=1 \\
\& G=10 \\
\& G=100 \\
\& G=1000
\end{aligned}
\] \\
Total Harmonic Distortion
\end{tabular} \& \[
\Delta \mathrm{OUT}=10 \mathrm{~V} \text { step }
\]
\[
\mathrm{f}=1 \mathrm{kHz}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{G}=1
\] \& \[
\begin{aligned}
\& 20 \\
\& 25 \\
\& 25 \\
\& 25
\end{aligned}
\] \& \[
\begin{aligned}
\& 615 \\
\& 685
\end{aligned}
\] \& \& ns
ns
ns
ns

$\mathrm{V} / \mu \mathrm{s}$
$\mathrm{V} / \mu \mathrm{s}$
$\mathrm{V} / \mu \mathrm{s}$
$\mathrm{V} / \mu \mathrm{s}$
dB <br>

\hline | GAIN |
| :--- |
| Gain Range |
| Gain Error $\begin{aligned} \mathrm{G} & =1 \\ \mathrm{G} & =10 \\ \mathrm{G} & =100 \\ \mathrm{G} & =1000 \end{aligned}$ |
| Gain Nonlinearity $\begin{aligned} \mathrm{G} & =1 \\ \mathrm{G} & =10 \\ \mathrm{G} & =100 \\ \mathrm{G} & =1000 \end{aligned}$ |
| Gain vs. Temperature | \& | $\begin{aligned} & \mathrm{G}=1,10,100,1000 \\ & \text { OUT }= \pm 10 \mathrm{~V} \end{aligned}$ $\begin{aligned} & \mathrm{OUT}=-10 \mathrm{~V} \text { to }+10 \mathrm{~V} \\ & \mathrm{RL}=10 \mathrm{k} \Omega, 2 \mathrm{k} \Omega, 600 \Omega \\ & \mathrm{RL}=10 \mathrm{k} \Omega, 2 \mathrm{k} \Omega, 600 \Omega \\ & \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, 2 \mathrm{k} \Omega, 600 \Omega \\ & \mathrm{R}=10 \mathrm{k} \Omega, 2 \mathrm{k} \Omega, 600 \Omega \end{aligned}$ |
| :--- |
| All gains | \& 1 \& | 0.03 |
| :--- |
| 0.04 |
| 6 |
| 10 |
| 10 | \& 1000 \& | V/V |
| :--- |
| \% |
| \% |
| \% |
| \% |
| ppm |
| ppm |
| ppm |
| ppm |
| $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | <br>


\hline | INPUT |
| :--- |
| Input Impedance |
| Differential |
| Common Mode |
| Input Operating Voltage Range Over Temperature | \& \[

$$
\begin{aligned}
& \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V} \text { to } \pm 15 \mathrm{~V} \\
& \mathrm{~T}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& 1 \\
& 1 \\
& -V_{s}+1.0 \\
& -V_{s}+1.1
\end{aligned}
$$

\] \& \& \[

$$
\begin{aligned}
& +V_{s}-1.1 \\
& +V_{s}-1.4 \\
& \hline
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& \mathrm{G} \Omega \| \mathrm{pF} \\
& \mathrm{G} \Omega \| \mathrm{pF} \\
& \mathrm{~V} \\
& \mathrm{~V}
\end{aligned}
$$
\] <br>

\hline OUTPUT Output Swing Over Temperature Short-Circuit Current \& $\mathrm{T}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ \& \[
$$
\begin{aligned}
& -13.5 \\
& -13.5
\end{aligned}
$$

\] \& \[

37

\] \& \[

$$
\begin{aligned}
& +13.5 \\
& +13.5
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V} \\
& \mathrm{~mA}
\end{aligned}
$$
\] <br>

\hline | REFERENCE INPUT |
| :--- |
| RIN |
| In |
| Voltage Range Gain to Output | \& $+\mathrm{IN},-\mathrm{IN}, \mathrm{REF}=0$ \& - $\mathrm{V}_{\text {s }}$ \& 20

$$
1 \pm 0.0001
$$ \& \[

$$
\begin{aligned}
& 1 \\
& +V_{s}
\end{aligned}
$$

\] \& | $\mathrm{k} \Omega$ |
| :--- |
| $\mu \mathrm{A}$ |
| V |
| V/V | <br>


\hline | DIGITAL LOGIC |
| :--- |
| Digital Ground Voltage, DGND |
| Digital Input Voltage Low |
| Digital Input Voltage High |
| Digital Input Current |
| Gain Switching Time ${ }^{1}$ |
| tsu |
| tho |
| t $\overline{W R}$-Low |
| $t \overline{\text { WR-HIGH }}$ | \& | Referred to GND |
| :--- |
| Referred to GND |
| Referred to GND |
| See Figure 2 timing diagram | \& \[

$$
\begin{aligned}
& -V_{s}+4.25 \\
& \text { DGND } \\
& 2.8 \\
& \\
& 20 \\
& 10 \\
& 20 \\
& 40
\end{aligned}
$$

\] \& 1 \& \[

$$
\begin{aligned}
& +V_{s}-2.7 \\
& 2.1 \\
& +V_{s} \\
& \\
& 325
\end{aligned}
$$

\] \& \[

$$
\begin{array}{|l|}
\hline V \\
V \\
V \\
\text { V } \\
\mu \mathrm{A} \\
\mathrm{~ns} \\
\mathrm{~ns} \\
\mathrm{~ns} \\
\mathrm{~ns}
\end{array}
$$
\]

ns <br>
\hline
\end{tabular}

## Preliminary Technical Data

| Parameter | Conditions | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :---: | :--- | :--- |
| POWER SUPPLY |  |  |  |  |  |
| Operating Range |  | $\pm 5$ |  | $\pm 15$ |  |
| Quiescent Current, +Is |  | 4.1 | 4.5 | V |  |
| Quiescent Current, -Is |  |  | 4.7 | 4.5 | mA |
| Over Temperature | $\mathrm{T}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  | 4.5 | mA |  |
| TEMPERATURE RANGE |  | -40 |  | +85 | ${ }^{\circ} \mathrm{C}$ |
| Specified Performance |  |  |  |  |  |

${ }^{1}$ Add time for the output to slew and settle to calculate the total time for a gain change.

## TIMING DIAGRAM



Figure 2. Timing Diagram for Latched Gain Mode (See the Timing for Latched Gain Mode Section)

## ABSOLUTE MAXIMUM RATINGS

Table 3.

| Parameter | Rating |
| :--- | :--- |
| Supply Voltage | $\pm 17 \mathrm{~V}$ |
| Power Dissipation | See Figure 3 |
| Output Short-Circuit Current | Indefinite ${ }^{1}$ |
| Common-Mode Input Voltage | $\pm \mathrm{V}_{\mathrm{S}}$ |
| Differential Input Voltage | $\pm \mathrm{V}_{\mathrm{S}}$ |
| Digital Logic Inputs | $\pm \mathrm{V}_{\mathrm{S}}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Operating Temperature Range ${ }^{2}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering 10 sec) | $300^{\circ} \mathrm{C}$ |
| Junction Temperature | $140^{\circ} \mathrm{C}$ |
| ӨJA (4-Layer JEDEC Standard Board) | $112^{\circ} \mathrm{C} / \mathrm{W}$ |
| Package Glass Transition Temperature | $140^{\circ} \mathrm{C}$ |

${ }^{1}$ Assumes the load is referenced to mid supply.
${ }^{2}$ Temperature for specified performance is $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. For performance to $+125^{\circ} \mathrm{C}$, see the Error! Reference source not found. section.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## MAXIMUM POWER DISSIPATION

The maximum safe power dissipation in the AD8253 package is limited by the associated rise in junction temperature ( $\mathrm{T}_{\mathrm{J}}$ ) on the die. The plastic encapsulating the die locally reaches the junction temperature. At approximately $140^{\circ} \mathrm{C}$, which is the glass transition temperature, the plastic changes its properties. Even temporarily exceeding this temperature limit may change the stresses that the package exerts on the die, permanently shifting the parametric performance of the AD8253. Exceeding a junction temperature of $140^{\circ} \mathrm{C}$ for an extended period can result in changes in silicon devices, potentially causing failure.

The still-air thermal properties of the package and PCB $\left(\theta_{\mathrm{JA}}\right)$, the ambient temperature $\left(\mathrm{T}_{\mathrm{A}}\right)$, and the total power dissipated in the package $\left(\mathrm{P}_{\mathrm{D}}\right)$ determine the junction temperature of the die. The junction temperature is calculated as

$$
T_{J}=T_{A}+\left(P_{D} \times \theta_{J A}\right)
$$

The power dissipated in the package $\left(\mathrm{P}_{\mathrm{D}}\right)$ is the sum of the quiescent power dissipation and the power dissipated in the
package due to the load drive for all outputs. The quiescent power is the voltage between the supply pins ( $\mathrm{V}_{s}$ ) times the quiescent current $\left(\mathrm{I}_{\mathrm{s}}\right)$. Assuming the load $\left(\mathrm{R}_{\mathrm{L}}\right)$ is referenced to midsupply, the total drive power is $\mathrm{V}_{\mathrm{s}} / 2 \times$ Iout, some of which is dissipated in the package and some in the load (Vout $\times$ Iout).

The difference between the total drive power and the load power is the drive power dissipated in the package.

$$
P_{D}=\text { Quiescent Power }+(\text { Total Drive Power }- \text { Load Power })
$$

$$
P_{D}=\left(V_{S} \times I_{S}\right)+\left(\frac{V_{S}}{2} \times \frac{V_{O U T}}{R_{L}}\right)-\frac{V_{O U T}^{2}}{R_{L}}
$$

In single-supply operation with $R_{L}$ referenced to $-V_{s}$, worst case is $\mathrm{V}_{\text {out }}=\mathrm{V}_{\mathrm{S}} / 2$.

Airflow increases heat dissipation, effectively reducing $\theta_{\mathrm{JA}}$. In addition, more metal directly in contact with the package leads from metal traces, through holes, ground, and power planes reduces the $\theta_{\mathrm{JA}}$.

Figure 3 shows the maximum safe power dissipation in the package vs. the ambient temperature on a 4-layer JEDEC standard board.


Figure 3. Maximum Power Dissipation vs. Ambient Temperature

## ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS


Figure 4. 10-Lead MSOP (RM-10) Pin Configuration
Table 4. Pin Function Descriptions

| Pin No. | Name | Description |
| :--- | :--- | :--- |
| 1 | -IN | Inverting Input Terminal. True |


|  |  | differential input. |
| :--- | :--- | :--- |
| 2 | DGND | Digital Ground. |
| 3 | $-V_{s}$ | Negative Supply Terminal. |
| 4 | A0 | Gain Setting Pin (LSB). |
| 5 | A1 | Gain Setting Pin (MSB). |
| 6 | WR | Write Enable. |
| 7 | OUT | Output Terminal. |
| 8 | $+V_{s}$ | Positive Supply Terminal. |
| 9 | REF | Reference Voltage Terminal. |
| 10 | + IN | Noninverting Input Terminal. True <br> differential input. |

## THEORY OF OPERATION



Figure 5. Simplified Schematic

The AD8253 is a monolithic instrumentation amplifier based on the classic, three op amp topology as shown in Figure 5. It is fabricated on the Analog Devices, Inc. proprietary $i$ CMOS process that provides precision, linear performance, and a robust digital interface. A parallel interface allows users to digitally program gains of $1,10,100$, and 1000 . Gain control is achieved by switching resistors in an internal, precision, resistor array (as shown in Figure 5). Although the AD8253 has a voltage feedback topology, gain bandwidth product increases for gains of 1, 10 , and 100 because each gain has its own frequency compensation. This results in maximum bandwidth at higher gains.
All internal amplifiers employ distortion cancellation circuitry and achieve high linearity and ultralow THD. Laser trimmed resistors allow for a maximum gain error of less than $0.03 \%$ for $\mathrm{G}=1$, and minimum CMRR of 120 dB for $\mathrm{G}=1000$. A pinout optimized for high CMRR over frequency enables the AD8253 to offer CMRR over frequency of 80 dB at $50 \mathrm{kHz}(\mathrm{G}=1)$. The balanced input reduces the parasitics that, in the past, had adversely affected CMRR performance.

## GAIN SELECTION

This section shows users how to configure the AD8253 for basic operation. Logic low and Logic high voltage limits are listed in the Specifications section. Typically, logic low is 0 V and logic high is 5 V ; both voltages are measured with respect to DGND. Refer to the specifications table (Table 2) for the permissible voltage range of DGND. The gain of the AD8253 can be set using two methods.

## Transparent Gain Mode

The easiest way to set the gain is to program it directly via a logic high or logic low voltage applied to A0 and A1. Figure 6 shows an example of this gain setting method, referred to throughout the data sheet as transparent gain mode. Tie $\overline{\mathrm{WR}}$ to the negative supply to engage transparent gain mode. In this mode, any change in voltage applied to A 0 and A 1 from logic low to logic high, or vice versa, immediately results in a gain change. Table 5 is the truth table for transparent gain mode and Figure 6 shows the AD8253 configured in transparent gain mode.


NOTE:

1. IN TRANSPARENT GAIN MODE, WR IS TIED TO - $V_{8}$.

THE VOLTAGE LEVELS ON AO AND A1 DETERMINE THE GAIN. IN THIS EXAMPLE, BOTH A0 AND A1 ARE SET TO LOGIC HIGH, RESULTING IN A GAIN OF 1000.
Figure 6. Transparent Gain Mode, A0 and A1 $=$ High, G $=1000$

## Preliminary Technical Data

AD8253

Table 5. Truth Table Logic Levels for Transparent Gain Mode

| $\overline{\mathbf{W R}}$ | A1 | A0 | Gain |
| :--- | :--- | :--- | :--- |
| $-\mathrm{V}_{\mathrm{s}}$ | Low | Low | 1 |
| $-\mathrm{V}_{\mathrm{s}}$ | Low | High | 10 |
| $-\mathrm{V}_{\mathrm{s}}$ | High | Low | 100 |
| $-\mathrm{V}_{\mathrm{s}}$ | High | High | 1000 |

## Latched Gain Mode

Some applications have multiple programmable devices such as multiplexers or other programmable gain instrumentation amplifiers on the same PCB. In such cases, devices can share a data bus. The gain of the AD8253 can be set using $\overline{\mathrm{WR}}$ as a latch, allowing other devices to share A0 and A1. Figure 7 shows a schematic using this method, known as latched gain mode. The AD8253 is in this mode when $\overline{\mathrm{WR}}$ is held at logic high or logic low, typically 5 V and 0 V , respectively. The voltages on A 0 and A 1 are read on the downward edge of the $\overline{\mathrm{WR}}$ signal as it transitions from logic high to logic low. This latches in the logic levels on A0 and A1, resulting in a gain change. See the truth table listing in Table 6 for more on these gain changes.


Table 6. Truth Table Logic Levels for Latched Gain Mode

| $\overline{\mathbf{W R}}$ | A1 | A0 | Gain |
| :--- | :--- | :--- | :--- |
| High to Low | Low | Low | Change to 1 |
| High to Low | Low | High | Change to 10 |
| High to Low | High | Low | Change to 100 |
| High to Low | High | High | Change to 1000 |
| Low to Low | $X^{1}$ | $X^{1}$ | No Change |
| Low to High | $X^{1}$ | $X^{1}$ | No Change |
| High to High | $X^{1}$ | $X^{1}$ | No Change |

${ }^{1} \mathrm{X}=$ don't care.
Upon power-up, the AD8253 defaults to a gain of 1 when in latched gain mode. In contrast, if the AD8253 is configured in transparent gain mode, it starts at the gain indicated by the voltage levels on A0 and A1 upon power-up.

## Timing for Latched Gain Mode

In latched gain mode, logic levels at A0 and A1 have to be held for a minimum setup time, tsu, before the downward edge of $\overline{\mathrm{WR}}$ latches in the gain. Similarly, they must be held for a minimum hold time of $\mathrm{t}_{\mathrm{HD}}$ after the downward edge of $\overline{\mathrm{WR}}$ to ensure that the gain is latched in correctly. After $\mathrm{t}_{\mathrm{HD}}$, A0 and A1 may change logic levels but the gain does not change (until the next downward edge of $\overline{\mathrm{WR}}$ ). The minimum duration that $\overline{\mathrm{WR}}$ can be held high is $\mathrm{t} \overline{\mathrm{Wr}}$-HIGH, and $\mathrm{t} \overline{\mathrm{WR}}$-Low is the minimum duration that WR can be held low. Digital timing specifications are listed in Table 2. The time required for a gain change is dominated by the settling time of the amplifier. A timing diagram is shown in Figure 8.
When sharing a data bus with other devices, logic levels applied to those devices can potentially feed through to the output of the AD8253. Feedthrough can be minimized by decreasing the edge rate of the logic signals. Furthermore, careful layout of the PCB also reduces coupling between the digital and analog portions of the board.

Figure 7. Latched Gain Mode, $G=1000$


## AD8253

## OUTLINE DIMENSIONS



ORDERING GUIDE

| Model | Temperature Range | Package Description | Package Option | Branding |
| :---: | :---: | :---: | :---: | :---: |
| AD8253ARMZ ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 10-Lead MSOP | RM-10 | YOK |
| AD8253ARMZ-RL ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 10-Lead MSOP | RM-10 | YOK |
| AD8253ARMZ-R7 ${ }^{1}$ AD8253-EVALZ ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 10-Lead MSOP <br> Evaluation Board | RM-10 | YOK |

${ }^{1} Z=$ RoHS compliant part.

