



1.1 Scope.

This specification covers the detail requirements for a hybrid, 12-bit analog-to-digital converter including quad sample-and-hold, multiplexer, reference, timing circuitry and FIFO memory.

1.2 Part Number.

The complete part number per Table 1 of this specification is as follows:

Device	Part Number
-1	AD1334TD/883B

1.2.3 Case Outline.

See Appendix 1 of General Specification ADI-H-1000: package outline: DH-40A.

1.3 Absolute Maximum Ratings.

Positive Analog Supply Voltage to Power/Signal Ground	+18 V
Negative Analog Supply Voltage to Power/Signal Ground	-18 V
Digital Supply Voltage to Digital Ground	+7 V
Power/Signal Ground to Digital Ground	-0.3 V to +0.3 V
Analog Input to Power/Signal Ground	-V _S to +V _S
Digital Input to Digital Ground	-0.3 V to V _{DD} +0.3 V
Analog Output Short Circuit Duration	Indefinite
Digital Output Short Circuit Duration	1 Output for 1 sec
Junction Temperature	+150°C
Storage Temperature	-65°C to +150°C
Lead Temperature (Soldering 10 sec)	+300°C

1.5 Thermal Characteristics.

Thermal Resistance $\theta_{JC} = 8^{\circ}\text{C}/\text{W}$
 $\theta_{JA} = 25^{\circ}\text{C}/\text{W}$

AD1334—SPECIFICATIONS

Table 1.

Test	Symbol	Device	Design Limit @+25°C	Sub Group 1	Sub Group 2, 3	Sub Group 7	Test Condition ^{1, 2}	Units
SAMPLE-AND-HOLD								
Acquisition Time to 0.01%	SH _{TACQ}	-1	7.5					μs max
Droop Rate	SH _{DRP}	-1	1					mV/ms max
Droop Rate, over Temperature	SH _{TCDRP}	-1	Doubles					/10°C
Aperture Delay	SH _{AD}	-1	15				Note 3	ns max
Effective Aperture Delay	SH _{EAD}	-1	-700				Note 4	ns min
		-1	-850					ns max
S/H, MUX & A/D CONVERTER								
Input Impedance	AD _{ZIN}	-1	2					kΩ min
Input Voltage Range	AD _{VIN}	-1	±5					V
CLK IN Frequency	f _{CLK}	-1	1.0					MHz min
				2.5	2.5			MHz max
CLK Duty Cycle	AD _{DC}	-1	45					% min
			55					% max
Sampling Rate Per Channel								
Simultaneous Mode								
(SIMULT = LOW)								
1 Channel	f _{SS1}	-1	67					kHz max
2 Channels	f _{SS2}	-1	46					kHz max
3 Channels	f _{SS3}	-1	35					kHz max
4 Channels	f _{SS4}	-1		28	28			kHz max
Independent Mode								
(SIMULT = HIGH)								
1 Channel	f _{S11}	-1	67					kHz max
2 Channels	f _{S12}	-1	67					kHz max
3 Channels	f _{S13}	-1	44					kHz max
4 Channels	f _{S14}	-1	33					kHz max
Resolution	AD _{RES}	-1		12	12			Bits
Integral Nonlinearity	AD _{INL}	-1		±1	±1 1/2			LSB max
Differential Nonlinearity	AD _{DNL}	-1		±1	±2			LSB max
- Full-Scale Error	AD _{FSE-}	-1		±4	±13			LSB max
+ Full-Scale Error	AD _{FSE+}	-1		±4	±13			LSB max
- Full-Scale PSRR	PSRR-	-1		±1.5	±1.5			LSB/V max
+ Full-Scale PSRR	PSRR+	-1		±1.5	±1.5			LSB/V max
Signal-to-Noise Ratio ⁵	SNR	-1				70	f _{IN} = 13.6 kHz	dB min
Total Harmonic Distortion ⁵	THD	-1				-76	f _{IN} = 13.6 kHz	dB max
Intermodulation Distortion	IMD	-1				-76	f _{IN} = 13.1 kHz and 13.6 kHz	dB max
Channel-to-Channel Isolation ⁶	CCI _L	-1						
						70	f _{IN} = 8.0 kHz	dB min
REFERENCE								
Reference Voltage	V _{REF}	-1				-5.05	I _{REF} = 1 mA	V min
Reference Current	I _{REF}	-1		±1		-4.95	I _{REF} = 1 mA	V max
								mA min
DIGITAL INPUTS & OUTPUTS								
Input Voltage, Logic Low	V _{IL}	-1		0.8	0.8			V max
Input Voltage, Logic High	V _{IH}	-1		2.0	2.25			V min
Input Current	I _I	-1		±250	±250			μA max
Output Voltage, Logic Low	V _{OL1}	-1		0.4			I _{OL} = 4 mA	V max
	V _{OL2}	-1			0.4		I _{OL} = 3.2 mA	V max
Output Voltage, Logic High	V _{OH1}	-1		2.4			I _{OH} = -4 mA	V min
	V _{OH2}	-1			2.4		I _{OH} = -3.2 mA	V min
High Impedance Leak Current, D0-D13	I _{OZ}	-1		±250	±250			μA max
IRQ Off-State Leakage	I _{OZ}	-1		±10	±10			μA max
RST Pulse Width	t _{RPW}	-1	10					ns min

Test	Symbol	Device	Design Limit @+25°C	Sub Group 1	Sub Group 2, 3	Sub Group 7	Test Condition ^{1, 2}	Units	
DIGITAL INPUTS & OUTPUTS (Cont.)									
FIFO Fall-Thru Time	t _{FT}	-1	800				Note 7	ns max	
IRQ LOW to D0-D13 Valid	t _{DVAL}	-1	0					ns max	
POWER SUPPLY									
+ Analog Supply	+V _S	-1	+11.4 +15.75				V _S = ±12 V V _S = ±15 V	V min V max	
- Analog Supply	-V _S	-1	-11.4 -15.75					V min V max	
Digital Supply	V _{DD}	-1	+4.75 +5.25					V min V max	
+ Analog Supply Current	I _{S+}	-1				60		mA max	
- Analog Supply Current	I _{S-}	-1				50		mA max	
Logic Supply Current	I _{DD}	-1				15		mA max	
Power Consumption	P _{D1}	-1				1.2		W max	
	P _{D2}	-1				1.5		W max	
READ CYCLE									
Read Cycle Time	t _{RC}	-1	25 35					Note 8 C _{OUT} = 30 pF C _{OUT} = 100 pF C _{OUT} = 30 pF C _{OUT} = 100 pF C _{OUT} = 150 pF C _{OUT} = 30 pF C _{OUT} = 100 pF	ns min ns min
Data Access Time	t _A	-1	15 25	35	35		ns max ns max ns max		
Out Low Impedance Time	t _{LZ}	-1	2				ns min		
Out High Impedance Time	t _{HZ}	-1	15 25				ns max ns max		
Output Hold Time	t _{OH}	-1	2				ns min		
A0 Valid to RD Low	t _{AORD}	-1	3				ns min		
RD High to A0 Invalid	t _{RD A0}	-1	3				ns min		
A0 Valid to CS Low	t _{A0CS}	-1	3				ns min		
CS High to A0 Invalid	t _{CSA0}	-1	3				ns min		
WRITE CYCLE									
Write Cycle Time	t _{WC}	-1	15				ns min		
Write Pulse Width	t _{WP}	-1	5				ns min		
Data Setup Time	t _{SU}	-1	2				ns min		
Input Hold Time	t _{IH}	-1	4				ns min		
A0 Valid to WR Low	t _{A0WR}	-1	3				ns min		
WR High to A0 Invalid	t _{WRA0}	-1	3				ns min		
A0 Valid to CS Low	t _{A0CS}	-1	3				ns min		
CS High to A0 Invalid	t _{CSA0}	-1	3				ns min		


NOTES

- ¹Specifications are per channel in 4-channel simultaneous mode SAMPLE 0-3 connected together and SIMULT = LOW, at F_S = 28 kHz, and with SAMPLE 0-3 having an 88% duty cycle unless noted.
- ²All specifications with +V_S = 15 V, -V_S = -15 V, V_{DD} = +5 V, f_{CLK} = 2.5 MHz, CONTROL ENB = Logic Low unless otherwise noted.
- ³Aperture delay is the time delay from the SAMPLE input to S/H switch opening and is a measure of digital time delay through the S/H.
- ⁴Effective aperture delay is the difference between analog and digital time delays described in (2) and (3).
- ⁵THD of harmonics 2-7 of the fundamental. SNR of fundamental less harmonics 2-7.
- ⁶Isolation of anyone channel from remaining three channels which have near maximum amplitude ac signals at their inputs.
- ⁷RD, CS, A0 = LOW; WR, RST = HIGH.
- ⁸C_{OUT} = 30 pF or 100 pF except as noted.

18 OTHER MILITARY PRODUCTS

AD1334

3.2.1 Functional Block Diagram and Terminal Assignments.



CHAN1 IN	01	40	CHAN2 IN
CHAN0 IN	02	39	CHAN3 IN
+V _s	03	38	-V _s
SAMPLE 0	04	37	SAMPLE 3
SAMPLE 1	05	36	SAMPLE 2
TP	06	35	SIMULT
REF OUT	07	34	READY
ASIG GND	08	33	CLK IN
APWR GND	09	32	CONTROL ENB
IRQ	10	AD1334	
C _S	11	31	RST
A0	12	30	WR
(CHID MSB) D13	13	29	RD
(CHID LSB) D12	14	28	D0 (A/D LSB)
(A/D MSB) D11	15	27	D1
D10	16	26	D2
D9	17	25	D3
D8	18	24	D4
D7	19	23	D5
D6	20	22	D6
D5	21	21	V _{DD}

3.2.4 Microcircuit Technology Group.

This microcircuit is covered by technology group (I).

4.2.1 Life/Test Burn-In Circuit.

Steady state life test is per MIL-STD-883 Method 1005. Burn-in per MIL-STD-883 Method 1015 test condition (B).

