

NBSG86A

2.5V/3.3V SiGe Differential Smart Gate with Output Level Select

The NBSG86A is a multi-function differential Logic Gate which can be configured as an AND/NAND, OR/NOR, XOR/XNOR, or 2:1 MUX. This device is part of the GigaComm™ family of high performance Silicon Germanium products. The device is housed in a low profile 4x4 mm, 16-pin, flip-chip BGA package.

Differential inputs incorporate internal 50 Ω termination resistors and accept NECL (Negative ECL), PECL (Positive ECL), CMOS, CML, or LVDS. The OLS input is used to program the peak-to-peak output amplitude between 0 and 800 mV in five discrete steps.

The NBSG86A employs input clamping circuitry so that under open input conditions the outputs of the device will remain stable.


- Maximum Input Clock Frequency > 8 GHz Typical
- 165 ps Typical Propagation Delay
- 40 ps Typical Rise and Fall Times
- Selectable Swing PECL Output with Operating Range:
 $V_{CC} = 2.375 \text{ V}$ to 3.465 V with $V_{EE} = 0 \text{ V}$
- Selectable Swing NECL Output with NECL Inputs with
Operating Range: $V_{CC} = 0 \text{ V}$ with $V_{EE} = -2.375 \text{ V}$ to -3.465 V
- Digitally Selectable Output Level Select (0 V, 200 mV, 400 mV, 600 mV, or 800 mV Peak-to-Peak Output)
- 50 Ω (to V_{TT}) Internal Input Termination Resistors




ON Semiconductor®

<http://onsemi.com>

MARKING DIAGRAM*



FCCGA-16
BA SUFFIX
CASE 489



L = Wafer Lot
Y = Year
W = Work Week

*For further details, refer to Application Note
AND8002/D

ORDERING INFORMATION

Device	Package	Shipping
NBSG86ABA	4x4 mm FCCGA-16	100 Units/Tray
NBSG86ABAR2	4x4 mm FCCGA-16	500/ Tape & Reel

Board	Description
SG86ABAEB	NBSG86ABA Evaluation Board




Figure 1. Pinout (Top View)




Figure 2. Logic Diagram




Figure 3. Configuration for AND/NAND Function

PIN DESCRIPTION	
PIN	FUNCTION
D0*, D1*, D0**, D1**	Data Inputs
Q, \bar{Q}	Data Outputs
VTDO, VTDO, VTDI, VTDI	50 Ω Internal Input Termination Resistor
VTSEL	50 Ω Internal Input Termination Resistor Connected to SEL and \bar{SEL}
SEL, \bar{SEL}	Select Inputs
VCC	Positive Supply
VEE	Negative Supply
OLS	(Output Level Select) Input

* Pin will default low when left open.

** Pin will default to a slightly higher potential than D0/D1 when both are left open.

OUTPUT LEVEL SELECT (OLS)


OLS	Q/ \bar{Q} VPP	OLS Sensitivity
VCC	800 mV	OLS - 75 mV
VCC - 0.4 V	200 mV	OLS \pm 150 mV
VCC - 0.8 V	600 mV	OLS \pm 100 mV
VCC - 1.2 V	0	OLS \pm 75 mV
V _{EE} *	400 mV	OLS + 100 mV
Float	600 mV	N/A

* When an output level of 400 mV is desired and $V_{CC} - V_{EE} > 3.0$ V, 2.0 kΩ resistor should be connected from OLS to V_{EE}.

AND/NAND TRUTH TABLE**

	∞	β	$\infty * \beta$
D0	D1	SEL	Q
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1

** $\bar{D}_0, \bar{D}_1, \bar{SEL}$ are inverse of D0, D1, SEL unless specified otherwise.




OR/NOR TRUTH TABLE**

α		β	$\alpha \text{ or } \beta$
D0	D1	SEL	Q
0	1	0	0
0	1	1	1
1	1	0	1
1	1	1	1

** $D0, D1, \overline{\text{SEL}}$ are inverse of $D0, D1, \text{SEL}$ unless specified otherwise.

Figure 4. Configuration for OR/NOR Function




XOR/XNOR TRUTH TABLE**

α		β	$\alpha \text{ XOR } \beta$
D0	D1	SEL	Q
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0

** $D0, D1, \overline{\text{SEL}}$ are inverse of $D0, D1, \text{SEL}$ unless specified otherwise.

Figure 5. Configuration for XOR/XNOR Function



2:1 MUX TRUTH TABLE

SEL	Q
1	D1
0	D0

Figure 6. Configuration for 2:1 MUX Function

INTERFACING OPTIONS	CONNECTIONS
CML	Connect VTD0, VTD1, VTSEL and VTD0, VTD1 to V _{CC}
LVDS	Connect VTD0, VTD1, VTD0 and VTD1 together. Leave VTSEL open.
AC-COUPLED	Bias VTD0, VTD1, VTSEL and VTD0, VTD1 Inputs within (VIHCMR) Common Mode Range
RSECL, PECL, NECL	Standard ECL Termination Techniques

ATTRIBUTES

Characteristics		Value
Internal Input Pulldown Resistors		75 kΩ
Internal Input Pullup Resistor (\bar{D})		37.5 kΩ
ESD Protection	Human Body Model Machine Model Charged Device Model	> 1 KV > 50 V > 4 KV
Moisture Sensitivity (Note 1)	Oxygen Index: 28 to 34	Level 3
Flammability Rating		UL 94 V-0 @ 0.125 in
Transistor Count		364
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test		

1. For additional information, see Application Note AND8003/D.

MAXIMUM RATINGS (Note 2)

Symbol	Parameter	Condition 1	Condition 2	Rating	Units
V _{CC}	Positive Power Supply	V _{EE} = 0 V		3.6	V
V _{EE}	Negative Power Supply	V _{CC} = 0 V		-3.6	V
V _I	Positive Input Negative Input	V _{EE} = 0 V V _{CC} = 0 V	V _I ≤ V _{CC} V _I ≥ V _{EE}	3.6 -3.6	V V
V _{INPP} (IN-IN)	Differential Input Voltage Swing/Sensitivity	V _{CC} - V _{EE} ≥ 2.8 V V _{CC} - V _{EE} < 2.8 V		2.8 V _{CC} - V _{EE}	V V
I _{IN}	Input Current Through R _T (50 Ω Resistor)	Static Surge		45 80	mA mA
I _{out}	Output Current	Continuous Surge		25 50	mA mA
TA	Operating Temperature Range			-40 to +70	°C
T _{stg}	Storage Temperature Range			-65 to +150	°C
θ _{JA}	Thermal Resistance (Junction-to-Ambient) (Note 3)	0 LFPM 500 LFPM	16 FCBGA 16 FCBGA	108 86	°C/W °C/W
θ _{JC}	Thermal Resistance (Junction-to-Case)	2S2P (Note 3)	16 FCBGA	5	°C/W
T _{sol}	Wave Solder	< 15 Sec.		225	°C

2. Maximum Ratings are those values beyond which device damage may occur.

3. JEDEC standard multilayer board – 2S2P (2 signal, 2 power)

DC CHARACTERISTICS, INPUT WITH PECL OUTPUT $V_{CC} = 2.5$ V; $V_{EE} = 0$ V (Note 4)

Symbol	Characteristic	-40°C			25°C			70°C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
I_{EE}	Power Supply Current	23	30	39	23	30	39	23	30	39	mA
V_{OH}	Output HIGH Voltage (Note 5)	1460	1510	1560	1490	1540	1590	1515	1565	1615	mV
V_{OL}	Output LOW Voltage (Note 5) (OLS = V_{CC}) (OLS = $V_{CC} - 0.4$ V) (OLS = $V_{CC} - 0.8$ V, OLS = FLOAT) (OLS = $V_{CC} - 1.2$ V) (OLS = V_{EE})	555 1235 775 1455 1005	705 1295 895 1505 1095	855 1355 1015 1555 1185	595 1270 810 1490 1040	745 1330 930 1540 1130	895 1390 1050 1590 1220	625 1295 840 1510 1065	775 1355 960 1560 1155	925 1415 1080 1610 1245	mV
V_{outpp}	Output p-p Voltage (OLS = V_{CC}) (OLS = $V_{CC} - 0.4$ V) (OLS = $V_{CC} - 0.8$ V, OLS = FLOAT) (OLS = $V_{CC} - 1.2$ V) (OLS = V_{EE})	715 125 525 0 325	805 215 615 5 415		705 120 520 0 320	795 210 610 0 410		700 120 515 0 320	790 210 605 5 410		mV
V_{IH}	Input HIGH Voltage (Single-Ended) (Note 7) D, \bar{D}	$V_{EE} + 1275$	$V_{CC} - 1000^*$	V_{CC}	$V_{EE} + 1275$	$V_{CC} - 1000^*$	V_{CC}	$V_{EE} + 1275$	$V_{CC} - 1000^*$	V_{CC}	mV
V_{IL}	Input LOW Voltage (Single-Ended) (Note 8) D, \bar{D}	V_{EE}	$V_{CC} - 1400^*$	$V_{IH^-} - 150$	V_{EE}	$V_{CC} - 1400^*$	$V_{IH^-} - 150$	V_{EE}	$V_{CC} - 1400^*$	$V_{IH^-} - 150$	mV
V_{IHCMR}	Input HIGH Voltage Common Mode Range (Differential) (Note 6)	1.2		2.5	1.2		2.5	1.2		2.5	V
R_T	Internal Termination Resistor	45	50	55	45	50	55	45	50	55	Ω
I_{IH}	Input HIGH Current (@ V_{IH}) D, \bar{D} SEL		30 5	100 50		30 5	100 50		30 5	100 50	μA
I_{IL}	Input LOW Current (@ V_{IL}) D, \bar{D} SEL		20 5	100 50		20 5	100 50		20 5	100 50	μA

NOTE: GigaComm circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.
The circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500 lfpm is maintained.

4. Input and output parameters vary 1:1 with V_{CC} . V_{EE} can vary +0.125 V to -0.965 V.
5. All loading with 50Ω to $V_{CC} - 2.0$ volts.
6. V_{IHCMR} min varies 1:1 with V_{EE} , V_{IHCMR} max varies 1:1 with V_{CC} . The V_{IHCMR} range is referenced to the most positive side of the differential input signal.
7. V_{IH} cannot exceed V_{CC} .
8. V_{IL} always $\geq V_{EE}$.

*Typicals used for testing purposes.

DC CHARACTERISTICS, INPUT WITH PECL OUTPUT $V_{CC} = 3.3$ V; $V_{EE} = 0$ V (Note 9)

Symbol	Characteristic	-40°C			25°C			70°C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
I_{EE}	Power Supply Current	23	30	39	23	30	39	23	30	39	mA
V_{OH}	Output HIGH Voltage (Note 10)	2260	2310	2360	2290	2340	2390	2315	2365	2415	mV
V_{OL}	Output LOW Voltage (Note 10) (OLS = V_{CC}) (OLS = $V_{CC} - 0.4$ V) (OLS = $V_{CC} - 0.8$ V, OLS = FLOAT) (OLS = $V_{CC} - 1.2$ V) **(OLS = V_{EE})	1320 2030 1550 2260 1785	1470 2090 1670 2310 1875	1620 2150 1790 2360 1965	1360 2065 1585 2290 1820	1510 2125 1705 2340 1910	1660 2185 1825 2390 2000	1390 2090 1615 2315 1850	1540 2150 1735 2365 1940	1690 2210 1855 2415 2030	mV
V_{outpp}	Output p-p Voltage (OLS = V_{CC}) (OLS = $V_{CC} - 0.4$ V) (OLS = $V_{CC} - 0.8$ V, OLS = FLOAT) (OLS = $V_{CC} - 1.2$ V) **(OLS = V_{EE})	750 130 550 0 345	840 220 640 0 435		740 125 545 0 340	830 215 635 0 430		735 125 540 0 335	825 215 630 0 425		mV
V_{IH}	Input HIGH Voltage (Single-Ended) (Note 12) D, \bar{D}	$V_{EE} + 1275$	$V_{CC} - 1000^*$	V_{CC}	$V_{EE} + 1275$	$V_{CC} - 1000^*$	V_{CC}	$V_{EE} + 1275$	$V_{CC} - 1000^*$	V_{CC}	mV
V_{IL}	Input LOW Voltage (Single-Ended) (Note 13) D, \bar{D}	$V_{IH} - 2600$	$V_{CC} - 1400^*$	$V_{IH} - 150$	$V_{IH} - 2600$	$V_{CC} - 1400^*$	$V_{IH} - 150$	$V_{IH} - 2600$	$V_{CC} - 1400^*$	$V_{IH} - 150$	mV
V_{IHCMR}	Input HIGH Voltage Common Mode Range (Differential) (Note 11)	1.2		3.3	1.2		3.3	1.2		3.3	V
R_T	Internal Termination Resistor	45	50	55	45	50	55	45	50	55	Ω
I_{IH}	Input HIGH Current (@ V_{IH}) D, \bar{D} SEL		30 5	100 50		30 5	100 50		30 5	100 50	μA
I_{IL}	Input LOW Current (@ V_{IL}) D, \bar{D} SEL		20 5	100 50		20 5	100 50		20 5	100 50	μA

NOTE: GigaComm circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.
The circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500 lfpm is maintained.

9. Input and output parameters vary 1:1 with V_{CC} . V_{EE} can vary +0.925 V to -0.165 V.

10. All loading with 50Ω to $V_{CC} - 2.0$ volts.

11. V_{IHCMR} min varies 1:1 with V_{EE} , V_{IHCMR} max varies 1:1 with V_{CC} . The V_{IHCMR} range is referenced to the most positive side of the differential input signal.

12. V_{IH} cannot exceed V_{CC} .

13. V_{IL} always $\geq V_{EE}$.

*Typicals used for testing purposes.

**When an output level of 400 mV is desired and $V_{CC} - V_{EE} > 3.0$ V, a 2 k Ω resistor should be connected from OLS to V_{EE} .

NBSG86A

DC CHARACTERISTICS, NECL INPUT WITH NECL OUTPUT $V_{CC} = 0$ V; $V_{EE} = -3.465$ V to -2.375 V (Note 14)

Symbol	Characteristic	-40°C			25°C			70°C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
I_{EE}	Power Supply Current	23	30	39	23	30	39	23	30	39	mA
V_{OH}	Output HIGH Voltage (Note 15)	-1040	-990	-940	-1010	-960	-910	-985	-935	-885	mV
V_{OL}	Output LOW Voltage (Note 15) $-3.465 \leq V_{EE} \leq -3.0$ V (OLS = V_{CC}) (OLS = $V_{CC} - 0.4$ V) (OLS = $V_{CC} - 0.8$ V, OLS = FLOAT) (OLS = $V_{CC} - 1.2$ V) **(OLS = V_{EE}) $-3.0 < V_{EE} \leq -2.375$ V (OLS = V_{CC}) (OLS = $V_{CC} - 0.4$ V) (OLS = $V_{CC} - 0.8$ V, OLS = FLOAT) (OLS = $V_{CC} - 1.2$ V) (OLS = V_{EE})	-1980 -1270 -1750 -1040 -1515 -1945 -1265 -1725 -1045 -1495	-1830 -1210 -1630 -990 -1425 -1795 -1205 -1605 -995 -1405	-1680 -1150 -1510 -940 -1335 -1645 -1145 -1485 -945 -1315	-1940 -1235 -1715 -1010 -1480 -1905 -1230 -1690 -1010 -1460	-1790 -1175 -1595 -960 -1390 -1755 -1170 -1570 -960 -1370	-1640 -1115 -1475 -910 -1300 -1605 -1110 -1450 -910 -1280	-1910 -1210 -1685 -985 -1450 -1875 -1205 -1660 -990 -1435	-1760 -1150 -1565 -935 -1360 -1725 -1145 -1540 -940 -1345	-1610 -1090 -1445 -885 -1270 -1575 -1085 -1420 -890 -1255	mV
V_{outpp}	Output p-p Voltage $-3.465 \leq V_{EE} \leq -3.0$ V (OLS = V_{CC}) (OLS = $V_{CC} - 0.4$ V) (OLS = $V_{CC} - 0.8$ V, OLS = FLOAT) (OLS = $V_{CC} - 1.2$ V) **(OLS = V_{EE}) $-3.0 < V_{EE} \leq -2.375$ V (OLS = V_{CC}) (OLS = $V_{CC} - 0.4$ V) (OLS = $V_{CC} - 0.8$ V, OLS = FLOAT) (OLS = $V_{CC} - 1.2$ V) (OLS = V_{EE})	750 130 550 0 345 715 125 525 0 325	840 220 640 0 435 805 215 615 5 415		740 125 545 0 340	830 215 635 0 430		735 125 540 0 335	825 215 630 0 425		mV
V_{IH}	Input HIGH Voltage (Single-Ended) (Note 17)	$V_{EE} + 1275$ D, \bar{D}	$V_{CC} - 1000^*$	V_{CC}	$V_{EE} + 1275$	$V_{CC} - 1000^*$	V_{CC}	$V_{EE} + 1275$	$V_{CC} - 1000^*$	V_{CC}	mV
V_{IL}	Input LOW Voltage (Single-Ended) (Note 18)	$V_{IH} - 2600$ D, \bar{D}	$V_{CC} - 1400^*$	$V_{IH} - 150$	$V_{IH} - 2600$	$V_{CC} - 1400^*$	$V_{IH} - 150$	$V_{IH} - 2600$	$V_{CC} - 1400^*$	$V_{IH} - 150$	mV
V_{IHCMR}	Input HIGH Voltage Common Mode Range (Differential) (Note 16)	$V_{EE} + 1.2$		0.0	$V_{EE} + 1.2$		0.0	$V_{EE} + 1.2$		0.0	V
I_{IH}	Input HIGH Current (@ V_{IH})	D, \bar{D} SEL	30 5	100 50		30 5	100 50		30 5	100 50	μA
I_{IL}	Input LOW Current (@ V_{IL})	D, \bar{D} SEL	20 5	100 50		20 5	100 50		20 5	100 50	μA

NOTE: GigaComm circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.

The circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500 lpm is maintained.

14. Input and output parameters vary 1:1 with V_{CC} .

15. All loading with 50Ω to $V_{CC} - 2.0$ volts.

16. V_{IHCMR} min varies 1:1 with V_{EE} , V_{IHCMR} max varies 1:1 with V_{CC} . The V_{IHCMR} range is referenced to the most positive side of the differential input signal.

17. V_{IH} cannot exceed V_{CC} .

18. V_{IL} always $\geq V_{EE}$.

*Typicals used for testing purposes.

**When an output level of 400 mV is desired and $V_{CC} - V_{EE} > 3.0$ V, a $2 \text{ k}\Omega$ resistor should be connected from OLS to V_{EE} .

NBSG86A

AC CHARACTERISTICS $V_{CC} = 0 \text{ V}$; $V_{EE} = -3.465 \text{ V}$ to -2.375 V or $V_{CC} = 2.375 \text{ V}$ to 3.465 V ; $V_{EE} = 0 \text{ V}$

Symbol	Characteristic	-40°C			25°C			70°C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
f_{max}	Maximum Frequency (See Figure 7 F_{max} /JITTER) (Note 19)	7	8		7	8		7	8		GHz
t_{PLH}, t_{PHL}	Propagation Delay to Output Differential $D/SEL \rightarrow Q$	110	160	210	115	165	215	120	170	220	ps
t_{SKEW}	Duty Cycle Skew (Note 20)		5	15		5	15		5	15	ps
t_{SKEW}	Channel Skew $Q \rightarrow D/SEL$		5	20		5	20		5	20	ps
t_{JITTER}	Random Clock Jitter (RMS) (See Figure 7. F_{max} /JITTER) (Note 19)		0.5	1.5		0.5	1.5		0.5	1.5	ps
V_{INPP}	Input Voltage Swing/Sensitivity (Differential) (Note 21)	75		2600	75		2600	75		2600	mV
t_r t_f	Output Rise/Fall Times (20% – 80%) (Q, \bar{Q})	20	40	65	20	40	65	20	40	65	ps

19. Measured using a 500 mV source, 50% duty cycle clock source. All loading with 50Ω to $V_{CC} = 2.0 \text{ V}$.

20. $t_{SKEW} = |t_{PLH} - t_{PHL}|$ for a nominal 50% differential clock input waveform. See Figure 8.

21. V_{INPP} (max) cannot exceed $V_{CC} - V_{EE}$.

NBSG86A




Figure 7. V_{OUT} /Jitter vs. Frequency for 2:1 MUX Mode
($V_{CC} - V_{EE} = 2.5$ V @ 25°C; Repetitive 1010 Input Data Pattern)





Figure 8. V_{OUT} /Jitter vs. Frequency for 2:1 MUX Mode
($V_{CC} - V_{EE} = 3.3$ V @ 25°C; Repetitive 1010 Input Data Pattern)

NBSG86A



**Figure 9. Typical OLS Input Current vs. OLS Input Voltage
($V_{CC} - V_{EE} = 3.3$ V @ 25°C)**




Figure 10. OLS Operating Area

NBSG86A




Figure 11. AC Reference Measurement





Figure 12. Typical Termination for Output Driver and Device Evaluation
(Refer to Application Note AND8020 – Termination of ECL Logic Devices)

PACKAGE DIMENSIONS

FCBGA-16
BA SUFFIXPLASTIC 4 X 4 (mm) BGA FLIP CHIP PACKAGE
CASE 489-01
ISSUE O

NOTES:

1. DIMENSIONS ARE IN MILLIMETERS.
2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.
3. DIMENSION b IS MEASURED AT THE MAXIMUM SOLDER BALL DIAMETER, PARALLEL TO DATUM PLANE Z.
4. DATUM Z (SEATING PLANE) IS DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.
5. PARALLELISM MEASUREMENT SHALL EXCLUDE ANY EFFECT OF MARK ON TOP SURFACE OF PACKAGE.

DIM	MILLIMETERS	
	MIN	MAX
A	1.40	MAX
A1	0.25	0.35
A2	1.20	REF
b	0.30	0.50
D	4.00	BSC
E	4.00	BSC
e	1.00	BSC
S	0.50	BSC

GigaComm is a trademark of Semiconductor Components Industries, LLC.

ON Semiconductor and  are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

Literature Fulfillment:

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center
2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051

Phone: 81-3-5773-3850
Email: r14525@onsemi.com

ON Semiconductor Website: <http://onsemi.com>

For additional information, please contact your local
Sales Representative.