

**L64016**  
**L64017**  
**16-Bit HCMOS**  
**Multipliers**  
**Preliminary**

**Description**

The L64016 and L64017 are high speed  $16 \times 16$ -bit multipliers with on-chip scan testing. The L64016 has independent clocks for the X, Y, MSP and LSP registers. The L64017 has a single master clock and three register enables for the X, Y, and full product register, facilitating use in microprogrammed systems. The 1.5-micron drawn gate length HCMOS (0.9-effective) results in very high speed operation with low power dissipation.



These devices are useful in Digital Signal Processing (DSP) applications such as Fast Fourier Transforms (FFTs), digital filtering, correlations and power expansions. They are also useful for general computational tasks such as graphics processing, image processing and vector processing operations.

In the 68-pin versions, the L64016 and L64017 contain on-chip scan testing. Normally non-connected pins are used for scan input, scan output and scan enable. Serial scan is useful for board and system level testing and maintenance schemes. During scan mode, test data can be serially shifted into the on-chip registers, the chip exercised and the resulting data serially shifted out. Upon evaluation of the data, a faulty chip can be easily isolated and replaced. Serial scan is used on all LSI Logic L64000 series devices as well as most ASIC megacells and memories. This allows consistent testing across all devices on a board.


**Features**

- 16  $\times$  16-bit parallel multiplication with full precision 32-bit product output.
- Fast clock cycle times
 

L64016/17	40 ns commercial
	50 ns military
L64016A/17A	30 ns commercial
	40 ns military
- Two's complement, unsigned or mixed mode operations
- Pin compatible with AM29516/17, Cypress CY7C516 and TRW MPY016K
- Serial scan capability for X, Y and product registers on 68-pin packages
- Over 2001 V ESD protection, over 200 mA latchup protection
- Available in 64-pin CDIP, 68-pin PLDCC, 68-pin CLCC and 68-pin CPGA packages


**Pin Diagrams (Top View)****64-Pin CDIP****68-Pin LCC**

**Logic Block Diagram  
Normal Operation  
(TEST = HIGH for  
68-Pin Package)**



Note: Pin designations for L64017 are shown in parentheses.

**Logic Diagram – Scan Chain  
(TEST = LOW, FT = LOW)  
68-Pin Packages Only**



**Notes:**

1. I register is the RND input.
2. Register clocks act as scan clocks.
3. For L64016, apply CLKY at or before CLKX. Apply CLKX at or before CLKL and CLKL at or before CLKM.
4. For L64017 enable all registers. CLK acts as single clock for all scan registers.
5. Scan data in the MSP and LSP registers can only be observed on the outputs if FT = LOW.

**X and Y Data Input Formats**

Unsigned Integer (TCX or TCY=0)	15	14	13	• • •	2	1	0
	2 <sup>15</sup>	2 <sup>14</sup>	2 <sup>13</sup>	• • •	2 <sup>2</sup>	2 <sup>1</sup>	2 <sup>0</sup>
Two's Complement Integer (TCX or TCY=1)	15	14	13	• • •	2	1	0
	-2 <sup>15</sup>	2 <sup>14</sup>	2 <sup>13</sup>	• • •	2 <sup>2</sup>	2 <sup>1</sup>	2 <sup>0</sup>
	(Sign)						
Unsigned Fractional (TCX or TCY=0)	15	14	13	• • •	2	1	0
	2 <sup>-1</sup>	2 <sup>-2</sup>	2 <sup>-3</sup>	• • •	2 <sup>-14</sup>	2 <sup>-15</sup>	2 <sup>-16</sup>
Two's Complement Fractional (TCX or TCY=1)	15	14	13	• • •	2	1	0
	-2 <sup>-0</sup>	2 <sup>-1</sup>	2 <sup>-2</sup>	• • •	2 <sup>-13</sup>	2 <sup>-14</sup>	2 <sup>-15</sup>
	(Sign)						

Two's complement and unsigned numbers can be multiplied together in mixed mode operations.

**Numerical Output Formats**

**Unsigned Integer Output (FA=1)**

MSP	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	2 <sup>31</sup>	2 <sup>30</sup>	2 <sup>29</sup>	2 <sup>28</sup>	2 <sup>27</sup>	2 <sup>26</sup>	2 <sup>25</sup>	2 <sup>24</sup>	2 <sup>23</sup>	2 <sup>22</sup>	2 <sup>21</sup>	2 <sup>20</sup>	2 <sup>19</sup>	2 <sup>18</sup>	2 <sup>17</sup>	2 <sup>16</sup>
LSP	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	2 <sup>15</sup>	2 <sup>14</sup>	2 <sup>13</sup>	2 <sup>12</sup>	2 <sup>11</sup>	2 <sup>10</sup>	2 <sup>9</sup>	2 <sup>8</sup>	2 <sup>7</sup>	2 <sup>6</sup>	2 <sup>5</sup>	2 <sup>4</sup>	2 <sup>3</sup>	2 <sup>2</sup>	2 <sup>1</sup>	2 <sup>0</sup>

**Two's Complement Integer Output (FA=1)**

MSP	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-2 <sup>31</sup>	2 <sup>30</sup>	2 <sup>29</sup>	2 <sup>28</sup>	2 <sup>27</sup>	2 <sup>26</sup>	2 <sup>25</sup>	2 <sup>24</sup>	2 <sup>23</sup>	2 <sup>22</sup>	2 <sup>21</sup>	2 <sup>20</sup>	2 <sup>19</sup>	2 <sup>18</sup>	2 <sup>17</sup>	2 <sup>16</sup>
	(Sign)															
LSP	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	2 <sup>15</sup>	2 <sup>14</sup>	2 <sup>13</sup>	2 <sup>12</sup>	2 <sup>11</sup>	2 <sup>10</sup>	2 <sup>9</sup>	2 <sup>8</sup>	2 <sup>7</sup>	2 <sup>6</sup>	2 <sup>5</sup>	2 <sup>4</sup>	2 <sup>3</sup>	2 <sup>2</sup>	2 <sup>1</sup>	2 <sup>0</sup>

**Unsigned Fractional Output (FA=1)**

MSP	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	2 <sup>1</sup>	2 <sup>2</sup>	2 <sup>3</sup>	2 <sup>4</sup>	2 <sup>5</sup>	2 <sup>6</sup>	2 <sup>7</sup>	2 <sup>8</sup>	2 <sup>9</sup>	2 <sup>10</sup>	2 <sup>11</sup>	2 <sup>12</sup>	2 <sup>13</sup>	2 <sup>14</sup>	2 <sup>15</sup>	2 <sup>16</sup>
LSP	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	2 <sup>-17</sup>	2 <sup>-18</sup>	2 <sup>-19</sup>	2 <sup>-20</sup>	2 <sup>-21</sup>	2 <sup>-22</sup>	2 <sup>-23</sup>	2 <sup>-24</sup>	2 <sup>-25</sup>	2 <sup>-26</sup>	2 <sup>-27</sup>	2 <sup>-28</sup>	2 <sup>-29</sup>	2 <sup>-30</sup>	2 <sup>-31</sup>	2 <sup>-32</sup>

**Two's Complement Fractional Output (FA=1)**

MSP	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-2 <sup>31</sup>	2 <sup>30</sup>	2 <sup>29</sup>	2 <sup>28</sup>	2 <sup>27</sup>	2 <sup>26</sup>	2 <sup>25</sup>	2 <sup>24</sup>	2 <sup>23</sup>	2 <sup>22</sup>	2 <sup>21</sup>	2 <sup>20</sup>	2 <sup>19</sup>	2 <sup>18</sup>	2 <sup>17</sup>	2 <sup>16</sup>
	(Sign)															
LSP	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	2 <sup>-15</sup>	2 <sup>-16</sup>	2 <sup>-17</sup>	2 <sup>-18</sup>	2 <sup>-19</sup>	2 <sup>-20</sup>	2 <sup>-21</sup>	2 <sup>-22</sup>	2 <sup>-23</sup>	2 <sup>-24</sup>	2 <sup>-25</sup>	2 <sup>-26</sup>	2 <sup>-27</sup>	2 <sup>-28</sup>	2 <sup>-29</sup>	2 <sup>-30</sup>

**Fractional Two's Complement (FA=0)  
(Shifted\*)**

MSP	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-2 <sup>31</sup>	2 <sup>30</sup>	2 <sup>29</sup>	2 <sup>28</sup>	2 <sup>27</sup>	2 <sup>26</sup>	2 <sup>25</sup>	2 <sup>24</sup>	2 <sup>23</sup>	2 <sup>22</sup>	2 <sup>21</sup>	2 <sup>20</sup>	2 <sup>19</sup>	2 <sup>18</sup>	2 <sup>17</sup>	2 <sup>16</sup>
	(Sign)															
LSP	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-2 <sup>-20</sup>	2 <sup>-19</sup>	2 <sup>-18</sup>	2 <sup>-17</sup>	2 <sup>-16</sup>	2 <sup>-15</sup>	2 <sup>-14</sup>	2 <sup>-13</sup>	2 <sup>-12</sup>	2 <sup>-11</sup>	2 <sup>-10</sup>	2 <sup>-9</sup>	2 <sup>-8</sup>	2 <sup>-7</sup>	2 <sup>-6</sup>	2 <sup>-5</sup>

\*In shifted fractional two's complement format an overflow results when 1.000 ... is multiplied by 1.000 ... (-1 times -1).  
The product of this operation is 1.000 ... (-1).

**Pin Listing  
and Description**

**L64016/L64017**

**X15:0**

16-bit data input. Data are loaded into the X register on the rising edge of CLKX for the L64016 or on the rising edge of CLK when ENX is LOW for the L64017.

**X15:0/P15:0**

16-bit data input/output. When OEL is HIGH, this port acts as the Y data input. Data are loaded on this input on the rising edge of CLKY for the L64016 or on the rising edge of CLK when ENY is LOW for the L64017.

When OEL is LOW this port acts as a data output for the LSP (P15:0).

**P31:16/P15:0**

16-bit multiplexed data output. When MSPSEL is LOW, the MSP (P31:16) is available on this output. When MSPSEL is HIGH, the LSP (P15:0) is available on this output. In both cases OEP must be HIGH.

**FT**

Feedthrough. Both the MSP and LSP registers become transparent when FT is HIGH.

**FA**

Format Adjust. When FA is HIGH, a proper 32-bit product is output. When FA is LOW, a left shifted product is output with the sign bit replicated in the MSB of the LSP. FA must be HIGH for two's complement integer, unsigned magnitude and mixed mode multiplication.

**MSPSEL**

MSP Select Multiplexer Control. When MSPSEL is LOW, the MSP (P31:16) is available at the P31:16/P15:0 output port and the LSP is available at the Y15:0/P15:0 port. When MSPSEL is HIGH, the MSP is unavailable while the LSP is available at both the P31:16/P15:0 and the Y15:0/P15:0 ports.

**RND**

When RND is HIGH a "1" is added to the MSB of the LSP. This position is located at P15 when FA=HIGH and P14 when FA=LOW.

**TCX**

Two's Complement X. X input data are interpreted as two's complement when TCX is HIGH and as unsigned magnitude when TCX is LOW.

**TCY**

Two's Complement Y. Y input data are interpreted as two's complement when TCY is HIGH and as unsigned magnitude when TCY is LOW.

**OEP**

P31:16/P15:0 Output Enable. The P31:15/P15:0 output port is enabled when OEP is LOW, otherwise the output is placed in high impedance.

**OEL**

Y15:0/P15:0 Output Enable. When OEL is LOW, Y15:0/P15:0 is enabled for P15:0 output data. When OEL is HIGH Y15:0/P15:0 function as the input port for Y15:0 data.

**L64016 Only**

**CLKX**

X register clock. X15:0 and TCX are loaded at the rising edge of CLKX.

**CLKY**

Y register clock. Y15:0 and TCY are loaded at the rising edge of CLKY.

**CLKM**

MSP register clock. MSP (Most Significant Product) data are loaded into the MSP register at the rising edge of CLKM.

**CLKL**

LSP register clock. LSP (Least Significant Product) data are loaded into the LSP register at the rising edge of CLKL.

**L64017 Only**

**CLK**

Clock. All enabled register data are loaded at the rising edge of CLK.

**ENX**

X-Register Enable. When ENX is LOW, X15:0 and TCX will be loaded at the rising edge of CLK. When ENX is HIGH, the X registers are disabled.

**ENY**

Y-Register Enable. When ENY is LOW Y15:0 and TCY will be loaded at the rising edge of CLK. When ENY is HIGH, the Y registers are disabled.

**ENP**

Product Register Enable. When ENP is LOW both the MSP and LSP can be loaded at the rising edge of CLK. When ENP is HIGH, the product register is disabled.

**Pin Listing  
and Description  
(Continued)**

**68-Pin Package Only**  
**(both L64016 and L64017)**

**TEST**

TEST mode enable. When TEST is LOW, the MSP, LSP, RND, X, I, and Y registers all operate as a single large serial shift register for the shifting of test data into the device. Scan registers are clocked via the normal input clocks for each set of registers.

**SI, SO**

Scan Input and Scan Output for the scan chain during test mode.

**AC Switching Characteristics: Commercial Temperature Range (TA = 0°C to 70°C, VDD = 4.75 V to 5.25 V) TEST = HIGH for 68-pin packages**

Symbol	Parameter	L64016A/17A		L64016/17		Units
		Min	Max	Min	Max	
tMUC	Unclocked Multiply Time		45		60	ns
tMC	Clocked Multiply Time		30		40	ns
tS	X, Y, RND, TCX, TCY Set-Up Time	7		10		ns
tH	X, Y, RND, TCX, TCY Hold Time	3		3		ns
tSE	ENX, ENY, ENP Set-Up Time (L64017 Only)	7		10		ns
tHE	ENX, ENY, ENP Hold Time (L64017 Only)	3		3		ns
tPW	Clock Pulse Width	15		20		ns
tPDSEL	MSPSEL to Product Out		15		20	ns
tPDP	Output Clock to P		20		25	ns
tPDY	Output Clock to Y		20		25	ns
tOZ	Output Disable Time		15		20	ns
tOE	Output Enable Time		15		20	ns
tHCL	Clock Low Hold Time CLKXY Relative to CLKML <sup>(1)</sup>	0		0		ns


**AC Switching Characteristics: Military Temperature Range (TC = -55°C to 125°C, VDD = 4.5 V to 5.5 V) TEST = HIGH for 68-pin packages**

Symbol	Parameter	L64016A/17A		L64016/17		Units
		Min	Max	Min	Max	
tMUC	Unclocked Multiply Time		60		70	ns
tMC	Clocked Multiply Time		40		50	ns
tS	X, Y, RND, TCX, TCY Set-Up Time	10		15		ns
tH	X, Y, RND, TCX, TCY Hold Time	5		5		ns
tSE	ENX, ENY, ENP Set-Up Time (L64017 Only)	10		15		ns
tHE	ENX, ENY, ENP Hold Time (L64017 Only)	5		5		ns
tPW	Clock Pulse Width	20		25		ns
tPDSEL	MSPSEL to Product Out		20		25	ns
tPDP	Output Clock to P		25		30	ns
tPDY	Output Clock to Y		25		30	ns
tOZ	Output Disable Time		20		25	ns
tOE	Output Enable Time		20		25	ns
tHCL	Clock Low Hold Time CLKXY, CLKY Relative to CLKM, CLKL <sup>(1)</sup>	0		0		ns


Note:

1. To ensure that the correct product is entered in the output registers, new data may not be entered into the input registers before the output registers have been clocked.


**Timing Diagram**  
**L64016**




**Timing Diagram**  
**L64017**



**Set-Up and Hold Time (All Devices)**




**Pulse Width (All Devices)**  
 LOW → HIGH → LOW



**Notes:**



1. Diagram shown for HIGH data only. Output transition may be opposite sense.
2. Cross hatched area is don't care condition.

**Three-State Timing Diagram**



**Scan Test Timing Waveforms**

**68-Pin Packages Only ( $\overline{TEST} = \text{LOW}$ )**



**Notes:**

1. During scan, all clocks must be tied together.
2. All clocks should be HIGH while entering and leaving TEST mode.
3.  $t_{CYCLE}$  is 75 ns commercial, 100 ns mil.

**Operating Characteristics**

Absolute Maximum Ratings (Referenced to GND)

Parameter	Symbol	Limits	Unit
DC Supply Voltage	VDD	-0.3 to +7	V
Input Voltage	VIN	-0.3 to VDD +0.3	V
DC Input Current	IIN	$\pm 10$	mA
Storage Temperature Range	TSTG	-65 to +150	°C

Recommended Operating Conditions

Parameter	Symbol	Limits	Unit
DC Supply Voltage	VDD	+3 to +6	V
Operating Ambient Temperature Range Military	TA	-55 to +125	°C
Industrial Range	TA	-40 to +85	°C
Commercial Range	TA	0 to +70	°C

**DC Characteristics:** Specified at VDD = 5 V over the specified temperature and voltage ranges<sup>(1)</sup>.


Symbol	Parameter	Condition			Min	Typ	Max	Units
VIL	Low Level Input Voltage						0.8	V
VIH	High Level Input Voltage Commercial Temperature Range Military and Industrial Temperature Range				2.0			V
					2.25			V
IIN	Input Current	VIN = VDD			-100	-30	-8	μA
VOH	High Level Output Voltage	Comm	Mil					
		IOH =	-4 mA	-3.2 mA	2.4	4.5		V
VOL	Low Level Output Voltage	Comm	Mil					
		IOL =	4 mA	3.2 mA		0.2	0.4	V
IOZ	3-State Output Leakage Current	VOH = VSS or VDD			-10	±1	10	μA
IOS	Output Short Circuit Current <sup>(2)</sup>	VDD = Max, VO = VDD			15		130	mA
		VDD = Max, VO = 0V			-5		-100	mA
IDDQ	Quiescent Supply Current	VIN = VDD or VSS					10	mA
IDD	Operating Supply Current	tMC = 1CYCLE = 50 ns				160		mA
CIN	Input Capacitance	Any Input				5		pF
COUT	Output Capacitance	Any Output				10		pF

Notes:

1. Military temperature range is -55°C to +125°C,  $\pm 10\%$  power supply; industrial temperature range is -40°C to +85°C,  $\pm 5\%$  power supply; commercial temperature range is 0°C to 70°C,  $\pm 5\%$  power supply.
2. Not more than one output should be shorted at a time. Duration of short circuit test must not exceed one second.
3. All input pads have internal pull-up resistors.

Package Drawings


Ceramic Leadless Chip  
Carrier 68-Pin  
(MOS type C)



Notes:

1. All exposed metallized area shall be gold plated 60 micro-inches Min. thickness over 50 microinches Min-350 microinches Max Nickel over refractory metallization.
2. Cap is gold plated Kovar or ceramic.
3. Base is Al2O3.
4. Package dimensions fit within JEDEC outline for 50 mil center line pkgs.

68-Pin Plastic Leaded Chip Carrier




	E2	Ref	.050 (1.27)
A	Min	.165 (4.19)	
	Max	.185 (4.70)	
A1	Min	.100 (2.54)	
	Max	—	
B	Min	.026 (.66)	
	Max	.032 (.81)	
B1	Ref	.020 (.51)	
	Min	.950 (24.13)	
	Max	.958 (24.33)	
E	Min	.985 (25.02)	
	Max	.995 (25.27)	
E1	Notes	1,2,3,4	

Notes:

1. Pins are tin plated or hot solder dipped (increase B1 MAX by .003" (.08) copper or Alloy 42).
2. Pin foot print matches that of ceramic chip carrier JEDEC Type A.
3. Package can be surface mounted or socketed.
4. Package dimensions fit within the JEDEC outline.

**Ordering Information**



**Screening Option**

Blank = Standard Processing

C = Burn-In

B = Full 883C

**Temperature Range**

C = Commercial ( $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ )

M = Military (-55°C to +125°C)

**Package Code**

D = 64-Pin Ceramic DIP

L = 68-Pin Ceramic Leadless Chip Carrier

J = 68-Pin Plastic Leaded Chip Carrier

G = 68-Pin Ceramic Pin Grid Array


**Speed Range**

Blank = Standard Speed

A = High Speed

**Device Type**

**Package Drawings**  
**64 Lead (900 MIL) Cerdip**



**L64016  
L64017  
16-Bit HCMOS  
Multipliers  
Preliminary**

**LSI LOGIC**

**LSI Logic  
Sales Offices  
and Design  
Resource Centers**

**LSI Logic Corporation  
Headquarters**  
■ 1551 McCarthy Blvd  
Milpitas CA 95035  
Tel: 408.433.8000  
Telex: 172153  
FAX: 408.434.6422

**Arizona**  
8283 N Hayden Rd  
Suite 270  
Scottsdale AZ 85261  
Tel: 602.951.4560  
FAX: 602.951.4599

**California**  
5300 Stevens Creek Blvd  
Suite 100  
San Jose CA 95129  
Tel: 408.248.5100  
Telex: 171092  
TWX: 510.600.0679  
FAX: 408.247.8971

■ Two Park Plaza  
Suite 1000  
Irvine CA 92714  
Tel: 714.553.5600  
Telex: 683355  
FAX: 714.474.8101

■ 15303 Ventura Blvd  
Suite 1475  
Sherman Oaks CA 91403  
Tel: 818.906.0333  
Telex: 325733  
FAX: 818.906.7671

**Colorado**  
3801 E Florida Ave  
Suite 400  
Denver CO 80210  
Tel: 303.756.8800

**Connecticut**  
450 Post Road East  
Westport CT 06880  
Tel: 203.222.9336  
FAX: 203.454.2199

**Florida**  
201 Park Place  
Suite 300  
Altamonte Springs FL 32701  
Tel: 305.339.2242

■ 1900 Glades Rd  
Suite 201  
Boca Raton FL 33431  
Tel: 305.395.6200  
Telex: 514192  
TWX: 510.953.7644  
FAX: 305.394.2865

**Illinois**  
■ One Pierce Place  
Suite 400 East  
Itasca IL 60143  
Tel: 312.773.0111  
FAX: 312.773.4631

**Maryland**  
■ 6903 Rockledge Dr  
Suite 230  
Bethesda MD 20817  
Tel: 301.897.5800  
FAX: 301.897.8389

**Massachusetts**  
■ 1601 Trapelo Rd  
Waltham MA 02154  
Tel: 617.890.0180 (Design Ctr)  
Tel: 617.890.0161 (Sales Ofc)  
Telex: 948063  
FAX: 617.890.6158

**Michigan**  
315 E Eisenhower Parkway  
Suite 300  
Ann Arbor MI 48104  
Tel: 313.769.0175  
Telex: 706456  
FAX: 313.769.0018

**Minnesota**  
■ 8300 Norman Center Drive  
Suite 730  
Minneapolis MN 55432  
Tel: 612.921.8300  
Telex: 291117  
FAX: 612.921.8399

**New Jersey**  
981 Route 22  
Suite 2000  
Bridgewater NJ 08807  
Tel: 201.722.7522  
FAX: 201.722.8408

**New York**  
Beechwood Office Park  
385 South Road  
Poughkeepsie NY 12601  
Tel: 914.454.6593

**North Carolina**  
4601 Sir Forks Road  
Suite 500  
Raleigh NC 27609  
Tel: 919.783.8833  
FAX: 919.783.8909

**Oregon**  
8625 SW Cascade Ave  
Suite 220  
Beaverton OR 97005  
Tel: 503.644.6697  
FAX: 503.644.7476

**Pennsylvania**  
Three Neshaminy Interplex  
Suite 301  
Trevose PA 19047  
Tel: 215.638.3010  
TWX: 510.667.1508

**Texas**  
9430 Research Blvd  
Suite 400  
Austin TX 78759  
Tel: 512.343.4513  
FAX: 512.345.2924

■ 15301 Dallas Parkway  
Suite 280  
Dallas TX 75248  
Tel: 214.788.2966  
Telex: 791604  
FAX: 214.233.9234

**Washington**  
■ 3015 112th Avenue NE  
Suite 205  
Bellevue WA 98004  
Tel: 206.822.4384  
Telex: 328951  
FAX: 206.827.2884

**LSI Logic Corporation  
of Canada, Inc.**  
Headquarters  
■ Petro-Canada Centre  
Suite 3410, 150-6th Avenue SW  
Calgary, Alberta, T2P 3Y7  
Tel: 403.262.9292  
FAX: 403.262.9494

■ Scotia Place  
10060 Jasper Ave  
Suite 1650  
Edmonton, Alberta, T5J 3R8  
Tel: 403.424.8845  
FAX: 403.424.9051

■ #220, 4259 Canada Way  
Burnaby BC  
V56 1W1  
Tel: 604.433.5705  
FAX: 604.433.8443

■ 260 Hearst Way  
Suite 400  
Kanata, Ontario  
K2L 3H1  
Tel: 613.592.1263  
Telex: 053.3849  
FAX: 613.592.3253

300, 10 Four Seasons Place  
Toronto, Ontario  
M9B 6H7  
Tel: 416.622.0403  
FAX: 416.621.5401

#750, 6600 Trans Canada Hwy  
Office #22  
Pointe Claire, Quebec  
H9R 4S2  
Tel: 514.694.2417  
FAX: 514.697.0186

**France**  
**LSI Logic S.A.**  
■ Tour Chenonceaux  
204 Rond-point du Pont de Sevres  
92516 Boulogne Billancourt  
Tel: 33.1.46212525  
Telex: 631475  
FAX: 33.1.46203138

**Israel**  
**LSI Logic Limited**  
■ 40 Sokolov St  
Ramat Hasharon 47235  
Tel: 972.3.403741/6  
Telex: 371662  
FAX: 972.3.403747

**Italy**  
**LSI Logic SPA**  
Centro Direzionale Colleoni  
Palazzo Orione, Ing. 1  
20041 Agrate Brianza (MI)  
Italy  
Tel: 39.651575  
Telex: 326423  
FAX: 39.653564

**Japan**  
**LSI Logic K. K.**  
■ Kokusai-Shin Akasaka  
6-1-20 Akasaka, Minato-Ku  
Tokyo 107, Japan  
Tel: 81.3.589.2721  
FAX: 81.3.589.2740

■ 2-10-1 Kasuga  
Yatabe-Machi  
Tsukuba-Gun  
Ibaragi-ken 305, Japan  
Tel: 81.298.52.8371  
FAX: 81.298.52.8376

■ Twin 21 MID Tower 31st Floor  
2-1-61 Shiromi, Higashika  
Osaka 540, Japan  
Tel: 81.6.947.5281  
FAX: 81.6.947.5287

**LSI Logic Corporation  
of Korea Limited**  
■ Private Teachers'  
Persian Fund Bldg  
27-2, Yoido-Dong  
Young Dung Po-Ku  
Seoul, Korea  
Tel: 82.2.785.1693  
FAX: 82.2.784.0416

**United Kingdom**  
**LSI Logic Limited**  
■ Grenville Place  
The Ring  
Bracknell  
Berkshire RG121BP  
U.K.  
Tel: 44.344.426544  
Telex: 848679  
FAX: 44.344.481.039

**West Germany**  
**LSI Logic GmbH**  
Headquarters  
■ Arabella Strasse 33  
8000 Munich 81  
West Germany  
Tel: 49.89.926903.0  
Telex: 528218  
FAX: 49.89.917096

**LSI Logic GmbH**  
■ Niederkasseler Lohweg 8  
4000 Dusseldorf 11  
West Germany  
Tel: 49.211.5961066  
TWX: 8587248  
FAX: 49.211.592130

**LSI Logic GmbH**  
■ Buechsenstrasse 15  
7000 Stuttgart 1  
West Germany  
Tel: 49.711.2262151  
TWX: 723813  
FAX: 49.711.2261124

■ Sales Offices with  
Design Resource Centers.

LSI Logic Corporation reserves the right to make changes to any products and services herein at any time without notice. LSI Logic does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing by LSI Logic; nor does the purchase, lease, or use of a product or service from LSI Logic convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual property rights of LSI Logic or of third parties. All rights reserved.