

HD614P180

Description

The HD614P180 is a 4-bit single chip microcomputer which has mounted a standard EPROM 2764/27128 for program memory.

The HD614P180 is pin-compatible with the mask ROM type HMCS412C, but has some differences with it as shown in Table 26. By modifying the program in the EPROM, it can be used for the evaluation of the HMCS412C or for small-scale production.

■ HARDWARE FEATURES

- 4-bit Architecture
- Applicable to 4k or 8k words x 10 bits of EPROM
 - 2048 words x 10 bits} HN482764, HN27C64
 - 4096 words x 10 bits}
 - 8192 words x 10 bits HN4827128
- Data Memory (RAM) Capacity 576 digits x 4 bits.
- 36 I/O Pins – 24 I/O pins are high voltage up to 40V (max.).
- 1 Timer/Counter
 - 11-bit Prescaler
 - 8-bit Auto-reload Timer/Event Counter (Timer B)
- 3 Interrupts
 - External 2
 - Timer/Counter 1
- Subroutine Stack
 - Up to 16 levels including interrupts
- Minimum Instruction Execution Time; 1.33 μ s
- 2 Low Power Modes
 - Standby – Stops instruction execution while keeping clock generator and interrupt functions included Timer/Counter in operation
 - Stop – Stops instruction execution and clock generation while retaining RAM data
- Clock Generator
 - External Connection of Crystal Resonator or Ceramic Filter Resonator (externally drivable)
- Power Voltage Range; 5V \pm 10%
- I/O Pin Circuit Form
 - All standard pins are "without pull-up MOS"
 - All high voltage pins are "without pull-down MOS".
- 42 Pin EPROM On-package


■ SOFTWARE FEATURES

- Software Compatible with HMCS412/414
- Instruction Set Similar to and More Powerful than HMCS40 Series; 98 Instructions
- High Programming Efficiency with 10-bit ROM/Word; 78 instructions are single word instructions.
- Direct Branch to All ROM Area
- Direct or Indirect Addressing to All RAM Area
- Subroutine Nesting Up to 16 Levels Including Interrupts
- Binary and BCD Arithmetic Operation
- Powerful Logic Arithmetic Operation
- Pattern Generation – Table Look Up Capability –
- Bit Manipulation for Both RAM and I/O

■ PROGRAM DEVELOPMENT SUPPORT TOOLS

- Cross assembler and simulator software for use with IBM PCs and compatibles
- In circuit emulator for use with IBM PC

■ PIN ARRANGEMENT



■ RECOMMENDED APPLICABLE EPROM


Type No.	Program Memory Capacity	f _{osc} (MHz)	EPROM Type No.
HD614P180	2048 words 4096 words	4	HN27C64-30 HN482764-3
		6	HN27C64G-25 HN482764
	8192 words	4	HN4827128-45
		6	HN4827128-25



Hitachi America Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

521

■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit	Note
Supply Voltage	V_{CC}	-0.3 to +7.0	V	
Terminal Voltage	V_T	-0.3 to $V_{CC} + 0.3$	V	3
		$V_{CC} - 45$ to $V_{CC} + 0.3$	V	4
Total Allowance of Input Currents	ΣI_O	50	mA	5
Total Allowance of Output Currents	$-\Sigma I_O$	150	mA	6
Maximum Input Current	I_O	15	mA	7, 8
Maximum Output Current	$-I_O$	4	mA	9, 10
		6	mA	9, 11
		30	mA	9, 12
Operating Temperature	T_{opr}	-20 to +75	°C	
Storage Temperature	T_{stg}	-55 to +125	°C	

(Note 1) Permanent damage may occur if "Absolute Maximum Ratings" of the LSI or the EPROM are exceeded. Normal operation should be under the conditions of "Electrical Characteristics". If these conditions are exceeded, it may cause the malfunction and affect the reliability of LSI.

(Note 2) All voltages are with respect to GND.

(Note 3) Applied to standard pins.

(Note 4) Applied to high voltage I/O pins.

(Note 5) Total allowance of input current is the total sum of input current which flow in from all I/O pins to GND simultaneously.

(Note 6) Total allowance of output current is the total sum of the output current which flow out from V_{CC} to all I/O pins simultaneously.

(Note 7) Maximum input current is the maximum amount of input current from each I/O pin to GND.

(Note 8) Applied to $D_0 \sim D_3$ and $R3 \sim R4$.

(Note 9) Maximum output current is the maximum amount of output current from V_{CC} to each I/O pin.

(Note 10) Applied to $D_0 \sim D_3$ and $R3 \sim R4$.

(Note 11) Applied to $R0 \sim R2$.

(Note 12) Applied to $D_4 \sim D_{14}$.



■ ELECTRICAL CHARACTERISTICS

- DC CHARACTERISTICS ($V_{CC} = 4.5V$ to $5.5V$, $GND = 0V$, $T_a = -20$ to $+75^{\circ}C$, if not specified.)

Item	Symbol	Pin Name	Test Conditions	Value			Unit	Note
				min	typ	max		
Input "High" Voltage	V_{IH}	RESET, INT ₀ , INT ₁		0.7V _{CC}	—	V _{CC} +0.3	V	
		OSC ₁		V _{CC} -0.5	—	V _{CC} +0.3	V	
Input "Low" Voltage	V_{IL}	RESET, INT ₀ , INT ₁		-0.3	—	0.22V _{CC}	V	
		OSC ₁		-0.3	—	0.5	V	
Input/Output Leakage Current	$ I_{IL} $	RESET, INT ₀ , INT ₁ , OSC ₁	$V_{in} = 0V$ to V_{CC}	—	—	1	μA	1
Current Dissipation in Active Mode	I_{CC}	V _{CC}	V _{CC} =5V	—	—	2.0	mA	2,5
			Crystal or Ceramic Filter Oscillator f _{osc} = 4MHz					
			Maximum Logic Operation V _{CC} = 5V					
Current Dissipation in Standby Mode	I_{SBY1}	V _{CC}	Crystal or Ceramic Filter Oscillator f _{osc} = 4MHz	—	—	1.2	mA	3,5
			Minimum Logic Operation V _{CC} = 5V					
Current Dissipation in Standby Mode	I_{SBY2}	V _{CC}	Crystal or Ceramic Filter Oscillator f _{osc} = 4MHz	—	—	0.9	mA	4,5
			Minimum Logic Operation V _{CC} = 5V					
Current Dissipation in Stop Mode	I_{stop}	V _{CC}	V _{in} (TEST) = V _{CC} -0.3V to V _{CC} V _{in} (RESET) = 0V to 0.3V	—	—	10	μA	
Stop Mode Retain Voltage	V _{stop}	V _{CC}		2	—	—	V	

(Note 1) Output buffer current are excluded.

(Note 2) The MCU is in the reset state. The input/output current does not flow.

- Test Conditions: MCU state: ● Reset state in Operation Mode
Pin state: ● RESET, TEST ... V_{CC} voltage
● D₀~D₃, R3~R4 ... V_{CC} voltage
● D₄~D₁₄, R0~R2, RA1, RA1 ... V_{CC}~V_{CC}-40V

(Note 3) The timer/counter with the fastest clock and input/output current does not flow.

- Test Conditions: MCU state: ● Standby Mode
Pin state: ● Input/Output; Reset state
● TIMER-B; ÷2 prescaler divide ratio
● RESET ... GND voltage
● TEST ... V_{CC} voltage
● D₀~D₃, R3~R4 ... V_{CC} voltage
● D₄~D₁₄, R0~R2, RA1 ... V_{CC}~V_{CC}-40V

(Note 4) The timer/counter with the slowest clock and input/output current does not flow.

- Test Conditions: MCU state: ● Standby Mode
Pin state: ● Input/Output; Reset state
● TIMER-B; ÷2048 prescaler divide ratio



- Pin state:
- RESET ... GND voltage
 - TEST ... V_{CC} voltage
 - D₀ ~ D₃, R₃ ~ R₄ ... V_{CC} voltage
 - D₄ ~ D₁₄, R₀ ~ R₂, R_{A1} ... V_{CC} ~ V_{CC}-40V

(Note 5) When $f_{osc}=X$ [MHz], the Current Dissipation in Operation mode and Standby mode are estimated as follows:

$$\text{max. value } (f_{osc}=X[\text{MHz}]) = \frac{X}{4} \times \text{max. value } (f_{osc}=4[\text{MHz}])$$

• INPUT/OUTPUT CHARACTERISTICS FOR STANDARD PIN
(V_{CC} = 4.5V to 5.5V, GND = 0V, T_a = -20 to +75°C, if not specified.)

Item	Symbol	Pin Name	Test Conditions	Value			Unit	Note
				min	typ	max		
Input "High" Voltage	V _{IH}	D ₀ ~ D ₃ , R ₃ ~ R ₄		0.7V _{CC}	—	V _{CC} +0.3	V	
Input "Low" Voltage	V _{IL}	D ₀ ~ D ₃ , R ₃ ~ R ₄		-0.3	—	0.22V _{CC}	V	
Output "Low" Voltage	V _{OL}	D ₀ ~ D ₃ , R ₃ ~ R ₄	I _{OL} = 1.6 mA	—	—	0.4	V	
Input/Output Leakage Current	I _{IL}	D ₀ ~ D ₃ , R ₃ ~ R ₄	V _{in} = 0V to V _{CC}	—	—	1	μA	1

(Note 1) Output buffer current are excluded.

• INPUT/OUTPUT CHARACTERISTICS FOR HIGH VOLTAGE PIN
(V_{CC} = 4.5V to 5.5V, GND = 0V, T_a = -20 to +75°C, if not specified.)

Item	Symbol	Pin Name	Test Conditions	Value			Unit	Note
				min	typ	max		
Input "High" Voltage	V _{IH}	D ₄ ~ D ₁₄ , R ₁ , R ₂ , R _{A1}		0.7V _{CC}	—	V _{CC} +0.3	V	
Input "Low" Voltage	V _{IL}	D ₄ ~ D ₁₄ , R ₁ , R ₂ , R _{A1}		V _{CC} -40	—	0.22V _{CC}	V	
Output "High" Voltage	V _{OH}	D ₄ ~ D ₁₄	-I _{OH} = 15mA	V _{CC} -3.0	—	—	V	
			-I _{OH} = 9 mA	V _{CC} -2.0	—	—	V	
		R ₀ ~ R ₂	-I _{OH} = 3 mA	V _{CC} -3.0	—	—	V	
			-I _{OH} = 1.8 mA	V _{CC} -2.0	—	—	V	
Output "Low" Voltage	V _{OL}	D ₄ ~ D ₁₄ , R ₀ ~ R ₂	150kΩ to V _{CC} -40V	—	—	V _{CC} -37	V	
Input/Output Leakage Current	I _{IL}	D ₄ ~ D ₁₄ , R ₀ ~ R ₂ , R _{A1}	V _{in} = V _{CC} -40V to V _{CC}	—	—	20	μA	1


(Note 1) Output buffer current are excluded.




- AC CHARACTERISTICS ($V_{CC} = 4.5V$ to $5.5V$, $GND = 0V$, $T_a = -20$ to $+75^{\circ}C$, if not specified.)

Item	Symbol	Pin Name	Test Conditions	Value			Unit	Note
				min	typ	max		
Crystal or Ceramic Filter Oscillator	Oscillation Frequency	f_{osc}	OSC ₁ , OSC ₂	0.4	4	6.2	MHz	
	Instruction Cycle Time	t_{cyc}		1.29	2	20	μs	
	Oscillator Stabilization Time	t_{RC}	OSC ₁ , OSC ₂	—	—	20	ms	1
External Clock	External Clock Frequency	f_{CP}	OSC ₁	0.4	—	6.2	MHz	2
	External Clock "High" Level Width	t_{CPH}	OSC ₁	70	—	—	ns	2
	External Clock "Low" Level Width	t_{CPL}	OSC ₁	70	—	—	ns	2
	External Clock Rise Time	t_{CPr}	OSC ₁	—	—	20	ns	2
	External Clock Fall Time	t_{CPf}	OSC ₁	—	—	20	ns	2
	Instruction Cycle Time	t_{cyc}		1.29	—	20	μs	2
	INT ₀ "High" Level Width	t_{I0H}	INT ₀	2	—	—	t_{cyc}	3
	INT ₀ "Low" Level Width	t_{I0L}	INT ₀	2	—	—	t_{cyc}	3
	INT ₁ "High" Level Width	t_{I1H}	INT ₁	2	—	—	t_{cyc}	3
	INT ₁ "Low" Level Width	t_{I1L}	INT ₁	2	—	—	t_{cyc}	3
	RESET "High" Level Width	t_{RSTH}	RESET	2	—	—	t_{cyc}	4
	Input Capacitance	C_{in}	all pins	$f = 1MHz$ $V_{in} = 0V$		15	pF	
	RESET Fall Time	t_{RSTf}		—	—	20	ms	4

(Note 1) Oscillator stabilization time is the time until the oscillator stabilizes after V_{CC} reaches its minimum allowable voltage $V_{CC} = 4.5V$ after power-on, or after RESET goes high. At power-on or STOP mode release, RESET must be kept high for at least t_{RC} . Since t_{RC} depends on the crystal or ceramic filter's circuit constant and stray capacitance, please get the manufacturer's advice when designing the RESET circuit.




Crystal: 4.194304MHz NC-18C (Nihon Denpa Kogyo)
 R_f : $1M\Omega \pm 2\%$
 C_1 : $22pF \pm 20\%$
 C_2 : $22pF \pm 20\%$




Ceramic filter: CSA4.00MG (Murata)
 R_f : $1M\Omega \pm 2\%$
 C_1 : $30pF \pm 20\%$
 C_2 : $30pF \pm 20\%$


(Note 2)




(Note 3)




(Note 4)




■ CHARACTERISTICS CURVE (REFERENCE DATA)




I_{CC} vs. f_{osc} characteristic
(crystal, ceramic resonator)




I_{CC} vs. V_{CC} characteristic
(crystal, ceramic resonator)




I_{SBV} vs. f_{osc} characteristics
(crystal, ceramic resonator)



I_{SBV} vs. V_{CC} characteristics
(crystal, ceramic resonator)




$I_{OL \text{ min.}}$ vs. V_{OL} characteristics
(Standard Pin)



$-I_{OH \text{ min.}}$ vs. $(V_{CC} - V_{OH})$ characteristics
($D_4 \sim D_{14}$ pins)





■ DESCRIPTION OF PIN FUNCTIONS

Input and output signals of MCU are described below.

● GND, V_{CC}, V_{disp}

These are power supply pins. Connect GND pin to Earth (0V) and apply V_{CC} power supply voltage to V_{CC} pin. R_{A1}/V_{disp} pin is used for R_{A1} as all high voltage pins are "without pull-down MOS" (PMOS open drain).

● TEST

TEST pin is not for users application. Connect it to V_{CC}.

● RESET

RESET pin is used to reset MCU. For details, see "RESET".

● OSC₁, OSC₂

These are input pins to the internal clock generator circuit. They can be connected to crystal resonator, ceramic filter resonator, or external oscillator circuit. For details, see "INTERNAL OSCILLATOR CIRCUIT."

● D-port (D₀ to D₁₄)

D-port is a 1-bit Input/Output common port. D₀ to D₃ are standard type, D₄ to D₁₄ are for high voltage. For details, see "INPUT/OUTPUT".

● R-port (R₀ to R₄, R_A)

R-port is a 4-bit Input/Output port. (only R_A is 1-bit construction.) R₀ is output port, R_A is input port, and R₁ to R₄ are Input/Output common ports. R₀ to R₂ and R_A are the high voltage ports, R₃ to R₄ are the standard ports. R₃₂ and R₃₃ are also available as INT₀ and INT₁, respectively. For details, see "INPUT/OUTPUT".

● INT₀, INT₁

These are the input pins to interrupt MCU operation externally. INT₁ can be used as an external event input pin for TIMER-B. INT₀ and INT₁ are also available as R₃₂, and R₃₃ respectively. For details, see "INTERRUPT".

■ ROM MEMORY MAP

ROM memory map is illustrated in Fig. 1 and described in the following paragraph.

● Vector Address Area \$0000 to \$000F

When MCU reset or an interrupt is serviced, the program is executed from the vector address. Program the JMPL instructions branching to the starting addresses of reset routine or of interrupt routines.

● Zero-Page Subroutine Area \$0000 to \$003F

CAL instruction allows to branch to the subroutines in \$0000 to \$003F.

● Pattern Area \$0000 to \$0FFF

P instruction allows referring to the ROM data in \$0000 to \$0FFF as a pattern.

● Program Area \$0000 to \$1FFF







Fig. 1 ROM Memory Map



* Two registers are mapped on same address

R Read Only
W Write Only
R/W Read/Write

Timer/Event Counter B Lower (TCBL)	R	Timer Load Reg Lower (TLRL)	W	\$00A
Timer/Event Counter B Upper (TCBU)	R	Timer Load Reg Upper (TLRU)	W	\$00B

Fig. 2 RAM Memory Map

RAM MEMORY MAP

The MCU includes 576 digits x 4 bits RAM as the data area and stack area. In addition to these areas, interrupt control bits

and special registers are also mapped on the RAM memory space. RAM memory map is illustrated in Fig. 2 and described in the following paragraph.



	bit 3	bit 2	bit 1	bit 0	
0	IMO (IM of $\overline{INT_0}$)	IFO (IF of $\overline{INT_0}$)	RSP (Reset SP Bit)	I/E (Interrupt Enable Flag)	\$000
1	Not Used	Not Used	IM1 (IM of $\overline{INT_1}$)	IF1 (IF of $\overline{INT_1}$)	\$001
2	Not Used	Not Used	IMTB (IM of TIMER-B)	IFTB (IF of TIMER-B)	\$002
3	Not Used	Not Used	Not Used	Not Used	\$003

IF : Interrupt Request Flag
 IM : Interrupt Mask
 I/E : Interrupt Enable Flag
 SP : Stack Pointer
 (Note) Each bit in Interrupt Control Bits Area is set by SEM/SEMD instruction, is reset by REM/REMD instruction and is tested by TM/TMD instruction. It is not affected by other instructions. Furthermore, Interrupt Request Flag is not affected by SEM/SEMD instruction. The content of Status becomes invalid when "RSP" bit and "Not Used" bit is tested.

Fig. 3 Configuration of Interrupt Control Bit Area

● Interrupt Control Bit Area \$000 to \$003

This area is used for interrupt controls, and is illustrated in Fig. 3. It is accessible only by RAM bit manipulation instruction. However, the interrupt request flag cannot be set by software. The RSP bit is only used to reset the SP.

● Special Register Area \$004 to \$00B

Special Register is a mode or a data register for the external interrupt, the serial interface, and the timer/counter. These registers are classified into 3 types: Write-only, Read-only, and Read/Write as shown in Fig. 2. These registers cannot be accessed by RAM bit manipulation instruction.

● Data Area \$020 to \$21F

16 digits of \$020 to \$02F are called memory register (MR) and accessible by LAMR and XMRA instructions.

● Stack Area \$3C0 to \$3FF

Stack Area is used for LIFO stacks with the contents of the program counter (PC), status (ST) and carry (CA) when processing subroutine call and interrupt. As 1 level requires 4 digits, this stack area is nested to 16 level-stack max. The data pushed in the stack and LIFO stack state are provided in Fig. 4. The program counter is restored by RTN and RTNI instructions. Status and Carry are restored only by RTNI instruction, and not affected by RTN instruction. The area, not used for stacking, is available as a data area.




Fig. 4 Configuration of Memory Register, Stack Area and Stack Position



■ REGISTER AND FLAG

The MCU has nine registers and two flags for the CPU operations. They are illustrated in Fig. 5 and described in the following paragraphs.

● Accumulator (A), B Register (B)

Accumulator and B Register are 4-bit registers used to hold the results of Arithmetic Logic Unit (ALU), and to transfer data to/from memories, I/O and other registers.

● W Register (W), X Register (X), Y Register (Y)

W Register is 2-bit, and X and Y Register are 4-bit registers used for indirect addressing of RAM. Y Register is also used for D-port addressing. W Register is write-only and cannot be read.

● SPX Register (SPX), SPY Register (SPY)

SPX and SPY Register are 4-bit registers used to assist X and Y Register respectively.

● Carry (CA)

Carry (CA) stores the overflow of ALU generated by the arithmetic operation. It is also affected by SEC, REC, ROTL and ROTR instructions.

During interrupt servicing, Carry is pushed onto the stack and restored back from the stack by RTNI instruction. (It's not affected by RTN instruction.)

● Status (ST)

Status (ST) holds the ALU overflow, ALU non-zero and the results of bit test instruction for the arithmetic or compare instruction. It is used for a branch condition of BR, BRL, CAL or CALL instructions. The value of the Status remains unchanged until the next arithmetic, compare or bit test instruction is executed. Status becomes "1" after the BR, BRL, CAL or CALL instruction has been executed (irrespective of its execution/skip). During the interrupt servicing, Status is pushed onto the

stack and restored back from the stack by RTNI instruction. (It's not affected by RTN instruction.)

● Program Counter (PC)

Program Counter is a 14-bit binary counter for ROM addressing.

● Stack Pointer (SP)

Stack Pointer is used to point the address of the next stacking area up to 16 levels.

The Stack Pointer is initialized to locate \$3FF on the RAM address, and is decremented by 4 as data pushed into the stack, and incremented by 4 as data restored back from the stack.

■ INTERRUPT

The MCU can be interrupted by three different sources: the external signals (INT₀, INT₁) and timer/counter (TIMER-B). In each sources, the Interrupt Request Flag, Interrupt Mask and interrupt vector address will be used to control and maintain the interrupt request. The Interrupt Enable Flag is also used to control the total interrupt operations.

● Interrupt Control Bit and Interrupt Service

The interrupt control bit is mapped on \$000 to \$003 of the RAM address and accessible by RAM bit manipulation instruction. (The Interrupt Request Flag (IF) cannot be set by software.) The Interrupt Enable Flag (I/E) and Interrupt Request Flag (IF) are set to "0", and the Interrupt Mask (IM) is set to "1" at the initialization by MCU reset.

Fig. 6 shows the interrupt block diagram. Table 1 shows the interrupt priority and vector addresses, and Table 2 shows the conditions that the interrupt service is executed by any one of the three interrupt sources.

The interrupt request is generated when the Interrupt Request Flag is set to "1" and the Interrupt Mask is "0". If the Interrupt Enable Flag is "1", then the interrupt will be activated and vector addresses will be generated from the priority PLA corresponding to the three interrupt sources.

Fig. 7 shows the interrupt services flowchart, and Fig. 8 shows the interrupt sequence. If the interrupt is requested, the instruction finishes its execution in the first cycle. The Interrupt Enable Flag is reset in the second cycle. In the second and third cycles, the Carry, Status and Program Counter are pushed onto the stack. In the third cycle, the instruction is executed again after jumping to the vector address.

In each vector address, program JMWL instruction to branch to a starting address of the interrupt routine. The Interrupt Request Flag which caused the interrupt service has to be reset by software in the interrupt routine.




Fig. 5 Register and Flags






Fig. 6 Interrupt Circuit Block Diagram

Table 1. Vector Addresses and Interrupt Priority

Reset · Interrupt	Priority	Vector addresses
RESET	—	\$0000
INT ₀	1	\$0002
INT ₁	2	\$0004
TIMER-B	3	\$0008

Table 2. Conditions of Interrupt Service

Interrupt source Interrupt control bits	INT ₀	INT ₁	TIMER-B
I/E	1	1	1
IFO · IMO	1	0	0
IF1 · IM1	*	1	0
IFTB · IMTB	*	*	1

* Don't care




Fig. 7 Interrupt Servicing Flowchart




Fig. 8 Interrupt Servicing Sequence

• Interrupt Enable Flag (I/E: \$000,0)

The Interrupt Enable Flag controls enable/disable of all interrupt requests as shown in Table 3. The Interrupt Enable Flag is reset by the interrupt servicing and set by RTNI instruction.

Table 3. Interrupt Enable Flag

Interrupt Enable Flag	Interrupt Enable/Disable
0	Disable
1	Enable

• External Interrupt ($\overline{INT_0}$, $\overline{INT_1}$)

To use external interrupt, select $R_{32}/\overline{INT_0}$, $R_{33}/\overline{INT_1}$ port for $\overline{INT_0}$, $\overline{INT_1}$ mode by setting the Port Mode Register (PMR: \$004).

The External Interrupt Request Flags (IF0, IF1) are set at the falling edge of $\overline{INT_0}$, $\overline{INT_1}$ inputs.

$\overline{INT_1}$ input can be used as a clock signal input of TIMER-B. Then, TIMER-B counts up at each falling edge of input. When using $\overline{INT_1}$ as TIMER-B external event, an External Interrupt Mask (IM1) has to be set so that the interrupt request by $\overline{INT_1}$ will not be accepted.

• External Interrupt Request Flag (IF0: \$000,2, IF1: \$001,0)

The External Interrupt Request Flags (IF0, IF1) are set at the falling edges of $\overline{INT_0}$, $\overline{INT_1}$ inputs respectively.

• External Interrupt Mask (IM0: \$000,3, IM1: \$001,1)

The External Interrupt Mask is used to mask the external interrupt requests.

Table 4. External Interrupt Request Flag

External Interrupt Request Flags	Interrupt Requests
0	No
1	Yes

Table 5. External Interrupt Mask

External Interrupt Masks	Interrupt Requests
0	Enable
1	Disable (masks)

• Port Mode Register (PMR: \$004)

The Port Mode Register is a 2-bit write-only register which controls the $R_{32}/\overline{INT_0}$ pin and $R_{33}/\overline{INT_1}$ pin as shown in Table 6. The Port Mode Register will be initialized to \$0 by MCU reset, so that all these pins are set to a port mode.

Table 6. Port Mode Register

PMR bit 3	$R_{33}/\overline{INT_1}$ pin
0	Used as R_{33} port input/output pin
1	Used as $\overline{INT_1}$ input pin
PMR bit 2	$R_{32}/\overline{INT_0}$ pin
0	Used as R_{32} port input/output pin
1	Used as $\overline{INT_0}$ input pin






Fig. 9 Timer/Counter Block Diagram

■ TIMER

The MCU contains a prescaler and timer/counter (TIMER-B). Fig. 9 shows the block diagram. The prescaler is an 11-bit binary counter which has same function with the HMCS412C. TIMER-B is an 8-bit auto-reload timer/counter which has same function with the HMCS412C.

● Prescaler

The input to the prescaler is a system clock signal. The prescaler is initialized to \$000 by MCU reset, and the prescaler starts to count up the system clock signal as soon as RESET input goes to logic "0". The prescaler keeps counting up except MCU reset and stop mode. The prescaler provides clock signals to TIMER-B. The prescaler divide ratio of the clock signals are selected according to the content of the mode registers such as - Timer Mode Register B (TMB).

● TIMER-B Operation

Timer Mode Register B (TMB: \$009) is used to select the auto-reload function and the prescaler divide ratio of TIMER-B as the input clock source. When the external event input is used as an input clock signal to TIMER-B, select the R_{33}/INT_1 as INT_1 and set the External Interrupt Mask (IM1) to "1" to

prevent the external interrupt request from occurring.

TIMER-B is initialized according to the value written into the Timer Load Register by software. TIMER-B counts up at every clock input signal. When the next clock signal is applied to TIMER-B after TIMER-B is set to \$FF, TIMER-B will be initialized again and generate overflow output. In this case if the auto-reload function is selected, TIMER-B is initialized according to the value of the Timer Load Register. Else if the auto-reload function is not selected, TIMER-B goes to \$00. TIMER-B Interrupt Request Flag (IFTB: \$002,0) will be set at this overflow output.

● Timer Mode Register B (TMB: \$009)

The Timer Mode Register B is a 4-bit write-only register. The Timer Mode Register B controls the selection for the auto-reload function of TIMER-B and the prescaler divide ratio, and the source of the clock input signal, as shown in Table 7.

The Timer Mode Register B is initialized to \$00 by MCU reset.

The operation mode of TIMER-B is changed at the second instruction cycle after writing into the Timer Mode Register B.

Therefore, it is necessary to program the write instruction to TLRU after the content of TMB is changed.

Table 7 Timer Mode Register B

TMB		Auto-reload Function
Bit 3		
0		No
1		Yes

TMB			Prescaler Divide Ratio, Clock Input Source
Bit 2	Bit 1	Bit 0	
0	0	0	÷2048
0	0	1	÷ 512
0	1	0	÷ 128
0	1	1	÷ 32
1	0	0	÷ 8
1	0	1	÷ 4
1	1	0	÷ 2
1	1	1	INT ₁ (External Event Input)

• **TIMER-B (TCBL: \$00A, TCBU: \$00B)
(TLRL: \$00A, TLRU: \$00B)**

TIMER-B consists of an 8-bit write-only Timer Load Register, and an 8-bit read-only Timer/Event Counter. Each of them has a low-order digit (TCBL: \$00A, TLRL: \$00A) and a high-order digit (TCBU: \$00B, TLRU: \$00B).

The Timer/Event Counter can be initialized by writing data into the Timer Load Register. In this case, write the low-order digit first, and then the high-order digit. The Timer/Event Counter is initialized at the time when the high-order digit is written. The Timer Load Register will be initialized to \$00 by the MCU reset.

The counter value of TIMER-B can be obtained by reading the Timer/Event Counter. In this case, read the high-order digit first, and then the low-order digit. The count value of low-order digit is latched at the time when the high-order digit is read.

• **TIMER-B Interrupt Request Flag (IFTB: \$002, 0)**

The TIMER-B Interrupt Request Flag is set by the overflow output of TIMER-B.

• **TIMER-B Interrupt Mask (IMTB: \$002, 1)**

TIMER-B Interrupt Mask prevents an interrupt request generated by TIMER-B Interrupt Request Flag.




Fig. 10 Mode Register Configuration and Function

Table 8. TIMER-B Interrupt Request Flag

TIMER-B Interrupt Request Flag	Interrupt Request
0	No
1	Yes

Table 9. TIMER-B Interrupt Mask

TIMER-B Interrupt Mask	Interrupt Request
0	Enable
1	Disable (Mask)

Table 10. Data Input from Input/Output Common Pins

I/O circuit type	Available pin condition for input
For Standard pins "Without pull-up MOS (NMOS open drain)"	"1"
For High voltage pins "Without pull-down MOS (PMOS open drain)"	"0"

Table 11. I/O Pin Circuit Forms

	Without pull-up MOS (NMOS open drain)	Applied pins
Standard pins		$D_0 \sim D_3$, $R_{30} \sim R_{33}$, $R_{40} \sim R_{43}$
		\overline{INT}_0 \overline{INT}_1

(Continued)

	Without pull-down MOS (PMOS open drain)	Applied pins
High voltage pins		$D_4 \sim D_{14}$, $R_{10} \sim R_{13}$, $R_{20} \sim R_{23}$
		$R_{60} \sim R_{63}$
		R_{A1}

(Note) In the stop mode, \overline{HLT} signal is "0", \overline{HLT} signal is "1" and I/O pins are in high impedance.

• D-port

D-port is 1-bit I/O port, and it has 15 Input/Output common pins. It can be set/reset by the SED/RED and SEDD/REDD

instructions, and can be tested by the TD and TDD instructions. Table 11 shows the classification of standard pins, high voltage pins and the Input/Output pins circuit types.



• R-port

R-port is 4-bit I/O port. It provides 16 input/output common pins, 4 output-only pins, and 1 input-only pin. Data input is processed using the LAR and LBR instructions and data output is processed using the LRA and LRB instructions. The MCU will not be affected by writing into the input-only and/or non-existing ports, invalid data will be read by reading from the output-only and/or non-existing ports.

The R₃₂ and R₃₃ pins are also used as the $\overline{\text{INT}}_0$ and $\overline{\text{INT}}_1$ pins respectively. Table 11 shows the classification of standard

pins, high voltage pins and Input/Output pins circuit types.

■ RESET

The MCU is reset by setting RESET pin to "1". At power ON or recovering from stop mode, apply RESET input more than t_{RC} to obtain the necessary time for oscillator stabilization. In other cases, the MCU reset requires at least two instruction cycle time of RESET input.

Table 12 shows initialized items by MCU reset and each status after reset.

Table 12 MCU Initial Value by Reset

Items			Initial value by MCU reset	Contents
Program counter (PC)			\$0000	Execute program from the top of ROM address.
Status (ST)			"1"	Enable to branch with conditional branch instructions.
Stack pointer (SP)			\$3FF	Stack level is 0.
I/O output register	Standard pin	Without pull-up MOS	"1"	Enable to input.
	High voltage pin	Without pull-down MOS	"0"	Enable to input.
Interrupt flag	Interrupt Enable Flag (I/E)		"0"	Inhibit all interrupts.
	Interrupt Request Flag (I/F)		"0"	No interrupt request.
	Interrupt Mask (IM)		"1"	Mask interrupt request.
Mode register	Port Mode Register (PMR)		"0000"	See Item "Port Mode Register".
	Timer Mode Register B (TMB)		"0000"	See Item "Timer Mode Register B".
Timer/Counter	Prescaler		\$000	—
	Timer/Event Counter B (TCB)		\$00	—
	Timer Load Register (TLR)		\$00	—

(Note) The values of registers and flags which are not described on above table will become as follows.

Item	After releasing stop mode by MCU Reset	After MCU Reset except the left
Carry (CA)	The value immediately before MCU reset is not guaranteed. Initialization by the program should be required.	The value immediately before MCU Reset is not guaranteed. Initialization by the program should be required.
Accumulator (A)		
B register (B)		
W register (W)		
X/SPX register (X/SPX)	The value immediately before MCU reset (the value immediately before executing stop instruction) is retained.	— ditto —
Y/SPY register (Y/SPY)		
RAM		



■ INTERNAL OSCILLATOR CIRCUIT

Fig. 11 gives internal oscillator circuit. The oscillator type can be selected from the followings; crystal resonator, or ceramic

filter resonator as shown in Table 13. In any cases, external clock operation is available.




Fig. 11 Internal Oscillator Circuit

Table 13 Oscillator Circuit Example

	Circuit configuration	Remarks
External clock operation		
Ceramic filter resonator		<p>Ceramic filter: CSA 4.00MG (Murata) R_f: $1M\Omega \pm 2\%$ C_1: $30pF \pm 20\%$ C_2: $30pF \pm 20\%$</p> <p>Ceramic filter: CSA 6.00MG (Murata) R_f: $1M\Omega \pm 2\%$ C_1: $30pF \pm 20\%$ C_2: $30pF \pm 20\%$</p>
Crystal resonator	<p>ATcut parallel resonance crystal</p>	<p>Crystal: 4.194304 (MHz) NC-18C (Nihon Denpa Kogyo) R_f: $1M\Omega \pm 2\%$ C_1: $22pF \pm 20\%$ C_2: $22pF \pm 20\%$</p> <p>Crystal: 6.0 (MHz) R_f: $1M\Omega \pm 2\%$ C_1: $20pF \pm 20\%$ C_2: $20pF \pm 20\%$</p> <p>Crystal: A T cut parallel resonance crystal C_0: 7 pF max. R_s: 100Ω max. f: 2.0 ~ 4.5MHz</p>

(Note 1) On the crystal and ceramic filter resonator, the upper circuit parameters are the one recommended by crystal or ceramic filter maker. The circuit parameters are changed by crystal, ceramic filter resonator and the floated capacitance in designing the board. In employing the resonator, please consult with the engineers of crystal or ceramic filter maker to determine the circuit parameter.

(Note 2) Wiring among OSC₁, OSC₂ and elements should be as short as possible, and never cross the other wirings. Refer to the layout of crystal and ceramic filter.






Fig. 12 Layout of Crystal and Ceramic Filter

• LOW POWER DISSIPATION MODE

The MCU provides two low power dissipation modes, that is, a Standby mode and a Stop mode. Table 14 shows the function of the low power dissipation mode, and Fig. 13 shows the diagram of the mode transition.

Table 14 Low Power Dissipation Mode Function

Low Power Dissipation Mode	Instruction	Condition							Recovering method
		Oscillator circuit	Instruction execution	Register, Flag	Interrupt function	RAM	Input/Output pin	Timer/Counter	
Standby mode	SBY instruction	Active	Stop	Retained	Active	Retained	Retained ^{*2)}	Active	RESET Input, Interrupt request
Stop mode	STOP instruction	Stop	Stop	RESET ^{*1)}	Stop	Retained	High impedance	Stop	RESET Input

*1) As the MCU recovers from STOP mode by RESET input, the contents of the flags and registers are initialized according to Table 12.

*2) As a I/O circuit is active, a I/O current possibly flows according to the state of I/O pin. This is the additional current to the current dissipation in Standby Mode (ISBY1, ISBY2).




Fig. 13 MCU Operation Mode Transition

• Standby Mode

The SBY instruction puts the MCU into the Standby mode. In the Standby mode, the oscillator circuit is active and timer/

counter continues working. On the other hand, the CPU stops since the clock related to the instruction execution stops. Registers, RAM and Input/Output pins retain the state they had just before going into the Standby mode.

The Standby mode is canceled by the MCU reset or interrupt request. When canceled by the interrupt request, the MCU becomes an active mode and executes the instruction next to the SBY instruction. At this time, if the Interrupt Enable Flag is "1", the interrupt is executed. If the Interrupt Enable Flag is "0", the interrupt request is held on and the normal instruction execution continues.

Fig. 14 shows the flowchart of the Standby Mode.

• Stop Mode

The STOP instruction brings the MCU into the Stop mode. In this mode the oscillator circuit and every function of the MCU stop.

The Stop mode is canceled by the MCU reset. At this time, as shown in Fig. 15, apply the RESET input for more than t_{RC} to get enough oscillator stabilization time. (Refer to the "AC CHARACTERISTICS".) After the Stop mode is canceled, RAM retains the state it had just before going into the Stop mode after releasing stop mode by MCU reset, the values of the B register, W register, X/SPX register, Y/SPY register, carry and serial data register are not guaranteed.




Fig. 14 MCU Operating Flowchart




Fig. 15 Stop Mode Cancel Timing Chart



RAM ADDRESSING MODE

As shown in Fig. 16, the MCU provides three RAM addressing modes; Register Indirect Addressing, Direct Addressing and Memory Register Addressing.

Register Indirect Addressing

The combined 10-bit contents of W Register, X Register and Y Register is used as the RAM address in this mode.

Direct Addressing

The direct addressing instruction consists of two words and the second word (10 bits) following Op-code (the first word) is used as the RAM address.

Memory Register Addressing

The Memory Register Addressing can access 16 digits (Memory Register: MR) from \$020 to \$02F by using the LAMR and XMRA instruction.




Fig. 16 RAM Addressing Mode

■ ROM ADDRESSING MODE AND P INSTRUCTION

The MCU has four kinds of ROM addressing modes as shown in Fig. 17.

● Direct Addressing Mode

The program can branch to any addresses in the ROM memory space by using JMPL, BRL or CALL instruction. These instructions replace 14-bit program counter (PC13 to PC0) with 14-bit immediate data.

● Current Page Addressing Mode

ROM memory space is divided into 256 words in each page starting from \$0000. The program branches to the address in the same page using BR instruction. This instruction replace the low-order eight bits of program counter (PC7 to PC0) with

8-bit immediate data. The branch destination by BR instruction on the boundary between pages is given in Fig. 19.

● Zero Page Addressing Mode

The program branches to the zero page subroutine area, which is located on the address from \$0000 to \$003F, using CAL instruction. When CAL instruction is executed, 6-bit immediate data is placed in low-order six bits of program counter (PC5 to PC0) and "0's" are placed in high-order eight bits (PC13 to PC6).

● Table Data Addressing

The program branches to the address determined by the contents of the 4-bit immediate data, accumulator and B register, using TBR instruction.




Fig. 17 ROM Addressing Mode






Fig. 18 P Instruction

• P Instruction

The P instruction refers ROM data addressed by Table Data Addressing. ROM data addressed also determine its destination. When bit 8 in referred ROM data is "1", 8 bits of referred ROM

data are written into the accumulator and B Register. When bit 9 is "1", 8 bits of referred ROM data are written into the R1 and R2 port output register. When both bit 8 and 9 are "1", ROM data are written into the accumulator and B Register and also to the R1 and R2 port output register at a same time.

The P instruction has no effect on the program counter.

• Description of the Branch Destination on Page Boundary.

When BR is on page boundary (256n+255), BR instruction transfers the contents of PC to the next page with hardware architecture. Therefore, the program branches to the next page when using BR on page boundary. The HMCS400 series cross macro assembler has automatic paging facility for ROM page.

■ INSTRUCTION SET

The HD614P180 provides 98 instructions. These instructions are classified into 10 groups as follows;

- (1) Immediate Instruction
- (2) Register-to-Register Instruction
- (3) RAM Address Instruction
- (4) RAM Register Instruction
- (5) Arithmetic Instruction
- (6) Compare Instruction
- (7) RAM Bit Manipulation Instruction
- (8) ROM Address Instruction
- (9) Input/Output Instruction
- (10) Control Instruction




Fig. 19 The Branch Destination by BR Instruction on the Boundary between Pages



Table 15. Immediate Instruction

OPERATION	MNEMONIC	OPERATION CODE	FUNCTION	STATUS	WORD CYCLE
Load A from Immediate	LAI i	1 0 0 0 1 1 $i_3 i_2 i_1 i_0$	$I \rightarrow A$		1 / 1
Load B from Immediate	LBI i	1 0 0 0 0 0 $i_3 i_2 i_1 i_0$	$I \rightarrow B$		1 / 1
Load Memory from Immediate	LMID i,d	0 1 1 0 1 0 $i_3 i_2 i_1 i_0$ $d_3 d_2 d_1 d_0 d_3 d_2 d_1 d_0$	$I \rightarrow M$		2 / 2
Load Memory from Immediate, Increment Y	LMIIY i	1 0 1 0 0 1 $i_3 i_2 i_1 i_0$	$I \rightarrow M, Y + 1 \rightarrow Y$	NZ	1 / 1

Table 16. Register-to-Register Instruction

OPERATION	MNEMONIC	OPERATION CODE	FUNCTION	STATUS	WORD CYCLE
Load A from B	LAB	0 0 0 1 0 0 1 0 0 0	$B \rightarrow A$		1 / 1
Load B from A	LBA	0 0 1 1 0 0 1 0 0 0	$A \rightarrow B$		1 / 1
Load A from Y	LAY	0 0 1 0 1 0 1 1 1 1	$Y \rightarrow A$		1 / 1
Load A from SPX	LASPX	0 0 0 1 1 0 1 0 0 0	$SPX \rightarrow A$		1 / 1
Load A from SPY	LASPY	0 0 0 1 0 1 1 0 0 0	$SPY \rightarrow A$		1 / 1
Load A from MR	LAMR m	1 0 0 1 1 1 1 $m_3 m_2 m_1 m_0$	$MR(m) \rightarrow A$		1 / 1
Exchange MR and A	XMRA m	1 0 1 1 1 1 1 $m_3 m_2 m_1 m_0$	$MR(m) \leftrightarrow A$		1 / 1

Table 17. RAM Address Instruction

OPERATION	MNEMONIC	OPERATION CODE	FUNCTION	STATUS	WORD CYCLE
Load W from Immediate	LWI i	0 0 1 1 1 1 0 0 $i_1 i_0$	$I \rightarrow W$		1 / 1
Load X from Immediate	LXI i	1 0 0 0 1 0 $i_3 i_2 i_1 i_0$	$I \rightarrow X$		1 / 1
Load Y from Immediate	LYI i	1 0 0 0 0 1 $i_3 i_2 i_1 i_0$	$I \rightarrow Y$		1 / 1
Load X from A	LXA	0 0 1 1 1 0 1 0 0 0	$A \rightarrow X$		1 / 1
Load Y from A	LYA	0 0 1 1 0 1 1 0 0 0	$A \rightarrow Y$		1 / 1
Increment Y	IY	0 0 0 1 0 1 1 1 0 0	$Y + 1 \rightarrow Y$	NZ	1 / 1
Decrement Y	DY	0 0 1 1 0 1 1 1 1 1	$Y - 1 \rightarrow Y$	NB	1 / 1
Add A to Y	AYY	0 0 0 1 0 1 0 1 0 0	$Y + A \rightarrow Y$	OVF	1 / 1
Subtract A from Y	SY	0 0 1 1 0 1 0 1 0 0	$Y - A \rightarrow Y$	NB	1 / 1
Exchange X and SPX	XSPX	0 0 0 0 0 0 0 0 0 1	$X \leftrightarrow SPX$		1 / 1
Exchange Y and SPY	XSPY	0 0 0 0 0 0 0 0 1 0	$Y \leftrightarrow SPY$		1 / 1
Exchange X and SPX, Y and SPY	XSPXY	0 0 0 0 0 0 0 0 1 1	$X \leftrightarrow SPX, Y \leftrightarrow SPY$		1 / 1



Table 18. RAM Register Instruction

OPERATION	MNEMONIC	OPERATION CODE	FUNCTION	STATUS	WORD CYCLE
Load A from Memory	LAM(XY)	0 0 1 0 0 1 0 0 y x	M → A, (X..SPX) (Y..SPY)		1/1
Load A from Memory	LAMD d	0 1 1 0 0 1 0 0 0 0 d ₃ d ₂ d ₁ d ₀ d ₃ d ₂ d ₁ d ₀	M → A		2/2
Load B from Memory	LBM(XY)	0 0 0 1 0 0 0 0 y x	M → B, (X..SPX) (Y..SPY)		1/1
Load Memory from A	LMA(XY)	0 0 1 0 0 1 0 1 y x	A → M, (X..SPX) (Y..SPY)		1/1
Load Memory from A	LMAD d	0 1 1 0 0 1 0 1 0 0 d ₃ d ₂ d ₁ d ₀ d ₃ d ₂ d ₁ d ₀	A → M		2/2
Load Memory from A, Increment Y	LMAIY(X)	0 0 0 1 0 1 0 0 0 x	A → M, Y + 1 → Y(X..SPX)	NZ	1/1
Load Memory from A, Decrement Y	LMADY(X)	0 0 1 1 0 1 0 0 0 x	A → M, Y - 1 → Y(X..SPX)	NB	1/1
Exchange Memory and A	XMA(XY)	0 0 1 0 0 0 0 0 y x	M ↔ A, (X..SPX) (Y..SPY)		1/1
Exchange Memory and A	XMAD d	0 1 1 0 0 0 0 0 0 0 d ₃ d ₂ d ₁ d ₀ d ₃ d ₂ d ₁ d ₀	M ↔ A		2/2
Exchange Memory and B	XMB(XY)	0 0 1 1 0 0 0 0 y x	M ↔ B, (X..SPX) (Y..SPY)		1/1

Note) (XY) and (x) have the meaning as follows:

(1) The instructions with (XY) have 4 mnemonics and 4 object codes for each. (example of LAM (XY) is given below.)

MNEMONIC	y	x	FUNCTION
LAM	0	0	
LAMX	0	1	X ↔ SPX
LAMY	1	0	Y ↔ SPY
LAMXY	1	1	X ↔ SPX, Y ↔ SPY

(2) The instructions with (x) have 2 mnemonics and 2 object codes for each. (example of LMAIY (X) is given below.)

MNEMONIC	x	FUNCTION
LMAIY	0	
LMAIYX	1	X ↔ SPX

Table 19. Arithmetic Instruction

OPERATION	MNEMONIC	OPERATION CODE	FUNCTION	STATUS	WORD CYCLE
Add Immediate to A	AI i	1 0 1 0 0 0 i ₃ i ₂ i ₁ i ₀	A + i → A	OVF	1/1
Increment B	IB	0 0 0 1 0 0 1 1 0 0	B + 1 → B	NZ	1/1
Decrement B	DB	0 0 1 1 0 0 1 1 1 1	B - 1 → B	NB	1/1
Decimal Adjust for Addition	DAA	0 0 1 0 1 0 0 1 1 0			1/1
Decimal Adjust for Subtraction	DAS	0 0 1 0 1 0 1 0 1 0			1/1
Negate A	NEGA	0 0 0 1 1 0 0 0 0 0	$\bar{A} + 1 \rightarrow A$		1/1
Complement B	COMB	0 1 0 1 0 0 0 0 0 0	$\bar{B} \rightarrow B$		1/1
Rotate Right A with Carry	ROTR	0 0 1 0 1 0 0 0 0 0			1/1
Rotate Left A with Carry	ROTL	0 0 1 0 1 0 0 0 0 1			1/1
Set Carry	SEC	0 0 1 1 1 0 1 1 1 1	1 → CA		1/1
Reset Carry	REC	0 0 1 1 1 0 1 1 0 0	0 → CA		1/1
Test Carry	TC	0 0 0 1 1 0 1 1 1 1		CA	1/1
Add A to Memory	AM	0 0 0 0 0 0 1 0 0 0	M + A → A	OVF	1/1
Add A to Memory	AMD d	0 1 0 0 0 0 1 0 0 0 d ₃ d ₂ d ₁ d ₀ d ₃ d ₂ d ₁ d ₀	M + A → A	OVF	2/2
Add A to Memory with Carry	AMC	0 0 0 0 0 1 1 0 0 0	M + A + CA → A OVF → CA	OVF	1/1
Add A to Memory with Carry	AMCD d	0 1 0 0 0 1 1 0 0 0 d ₃ d ₂ d ₁ d ₀ d ₃ d ₂ d ₁ d ₀	M + A + CA → A OVF → CA	OVF	2/2
Subtract A from Memory with Carry	SMC	0 0 1 0 0 1 1 0 0 0	M - A - CA → A NB → CA	NB	1/1
Subtract A from Memory with Carry	SMCD d	0 1 1 0 0 1 1 0 0 0 d ₃ d ₂ d ₁ d ₀ d ₃ d ₂ d ₁ d ₀	M - A - CA → A NB → CA	NB	2/2
OR A and B	OR	0 1 0 1 0 0 0 1 0 0	A ∪ B → A		1/1
AND Memory with A	ANM	0 0 1 0 0 1 1 1 0 0	A ∩ M → A	NZ	1/1
AND Memory with A	ANMD d	0 1 1 0 0 1 1 1 0 0 d ₃ d ₂ d ₁ d ₀ d ₃ d ₂ d ₁ d ₀	A ∩ M → A	NZ	2/2
OR Memory with A	ORM	0 0 0 0 0 0 1 1 0 0	A ∪ M → A	NZ	1/1
OR Memory with A	ORMD d	0 1 0 0 0 0 1 1 0 0 d ₃ d ₂ d ₁ d ₀ d ₃ d ₂ d ₁ d ₀	A ∪ M → A	NZ	2/2
EOR Memory with A	EORM	0 0 0 0 0 1 1 1 0 0	A ⊕ M → A	NZ	1/1
EOR Memory with A	EORMD d	0 1 0 0 0 1 1 1 0 0 d ₃ d ₂ d ₁ d ₀ d ₃ d ₂ d ₁ d ₀	A ⊕ M → A	NZ	2/2



Table 20. Compare Instruction

OPERATION	MNEMONIC	OPERATION CODE	FUNCTION	STATUS	WORD CYCLE
Immediate Not Equal to Memory	INEM i	0 0 0 0 1 0 i ₃ i ₂ i ₁ i ₀	i ≠ M	NZ	1/1
Immediate Not Equal to Memory	INEMD i,d	0 1 0 0 1 0 i ₃ i ₂ i ₁ i ₀ d ₃ d ₂ d ₁ d ₀ d ₃ d ₂ d ₁ d ₀	i ≠ M	NZ	2/2
A Not Equal to Memory	ANEM	0 0 0 0 0 0 0 1 0 0	A ≠ M	NZ	1/1
A Not Equal to Memory	ANEMD d	0 1 0 0 0 0 0 1 0 0 d ₃ d ₂ d ₁ d ₀ d ₃ d ₂ d ₁ d ₀	A ≠ M	NZ	2/2
B Not Equal to Memory	BNEM	0 0 0 1 0 0 0 1 0 0	B ≠ M	NZ	1/1
Y Not Equal to Immediate	YNEI i	0 0 0 1 1 1 i ₃ i ₂ i ₁ i ₀	Y ≠ i	NZ	1/1
Immediate Less or Equal to Memory	ILEM i	0 0 0 0 1 1 i ₃ i ₂ i ₁ i ₀	i ≤ M	NB	1/1
Immediate Less or Equal to Memory	ILEMD i,d	0 1 0 0 1 1 i ₃ i ₂ i ₁ i ₀ d ₃ d ₂ d ₁ d ₀ d ₃ d ₂ d ₁ d ₀	i ≤ M	NB	2/2
A Less or Equal to Memory	ALEM	0 0 0 0 1 0 1 0 0 0	A ≤ M	NB	1/1
A Less or Equal to Memory	ALEMD d	0 1 0 0 0 1 0 1 0 0 d ₃ d ₂ d ₁ d ₀ d ₃ d ₂ d ₁ d ₀	A ≤ M	NB	2/2
B Less or Equal to Memory	BLEM	0 0 1 1 0 0 0 1 0 0	B ≤ M	NB	1/1
A Less or Equal to Immediate	ALEI i	1 0 1 0 1 1 i ₃ i ₂ i ₁ i ₀	A ≤ i	NB	1/1

Table 21. RAM Bit Manipulation Instruction

OPERATION	MNEMONIC	OPERATION CODE	FUNCTION	STATUS	WORD CYCLE
Set Memory Bit	SEM n	0 0 1 0 0 0 0 1 n ₃ n ₀	1 → M(n)		1/1
Set Memory Bit	SEMD n,d	0 1 1 0 0 0 0 1 n ₃ n ₀ d ₃ d ₂ d ₁ d ₀ d ₃ d ₂ d ₁ d ₀	1 → M(n)		2/2
Reset Memory Bit	REM n	0 0 1 0 0 0 1 0 n ₃ n ₀	0 → M(n)		1/1
Reset Memory Bit	REMD n,d	0 1 1 0 0 0 1 0 n ₃ n ₀ d ₃ d ₂ d ₁ d ₀ d ₃ d ₂ d ₁ d ₀	0 → M(n)		2/2
Test Memory Bit	TM n	0 0 1 0 0 0 1 1 n ₃ n ₀		M(n)	1/1
Test Memory Bit	TMD n,d	0 1 1 0 0 0 1 1 n ₃ n ₀ d ₃ d ₂ d ₁ d ₀ d ₃ d ₂ d ₁ d ₀		M(n)	2/2

Table 22. ROM Address Instruction

OPERATION	MNEMONIC	OPERATION CODE	FUNCTION	STATUS	WORD CYCLE
Branch on Status 1	BR - b	1 1 b ₇ b ₆ b ₅ b ₄ b ₃ b ₂ b ₁ b ₀		1	1/1
Long Branch on Status 1	BRL u	0 1 0 1 1 1 p ₃ p ₂ p ₁ p ₀ u ₃ u ₂ u ₁ u ₀ u ₃ u ₂ u ₁ u ₀		1	2/2
Long Jump Unconditionally	JMPL u	0 1 0 1 0 1 p ₃ p ₂ p ₁ p ₀ u ₃ u ₂ u ₁ u ₀ u ₃ u ₂ u ₁ u ₀			2/2
Subroutine Jump on Status 1	CAL a	0 1 1 1 a ₃ a ₂ a ₁ a ₀		1	1/2
Long Subroutine Jump on Status 1	CALL u	0 1 0 1 1 0 p ₃ p ₂ p ₁ p ₀ u ₃ u ₂ u ₁ u ₀ u ₃ u ₂ u ₁ u ₀		1	2/2
Table Branch	TBR p	0 0 1 0 1 1 p ₃ p ₂ p ₁ p ₀			1/1
Return from Subroutine	RTN	0 0 0 0 0 1 0 0 0 0			1/3
Return from Interrupt	RTNI	0 0 0 0 0 1 0 0 0 1	1 → I/E CA RESTORE	ST	1/3

Table 23. Input/Output Instruction

OPERATION	MNEMONIC	OPERATION CODE	FUNCTION	STATUS	WORD CYCLE
Set Discrete I/O Latch	SED	0 0 1 1 1 0 0 1 0 0	1 → D(Y)		1/1
Set Discrete I/O Latch Direct	SEDD m	1 0 1 1 1 0 m ₃ m ₂ m ₁ m ₀	1 → D(m)		1/1
Reset Discrete I/O Latch	RED	0 0 0 1 1 0 0 1 0 0	0 → D(Y)		1/1
Reset Discrete I/O Latch Direct	REDD m	1 0 0 1 1 0 m ₃ m ₂ m ₁ m ₀	0 → D(m)		1/1
Test Discrete I/O Latch	TD	0 0 1 1 1 0 0 0 0 0		D(Y)	1/1
Test Discrete I/O Latch Direct	TDD m	1 0 1 0 1 0 m ₃ m ₂ m ₁ m ₀		D(m)	1/1
Load A from R-Port Register	LAR m	1 0 0 1 0 1 m ₃ m ₂ m ₁ m ₀	R(m) → A		1/1
Load B from R-Port Register	LBR m	1 0 0 1 0 0 m ₃ m ₂ m ₁ m ₀	R(m) → B		1/1
Load R-Port Register from A	LRA m	1 0 1 1 0 1 m ₃ m ₂ m ₁ m ₀	A → R(m)		1/1
Load R-Port Register from B	LRB m	1 0 1 1 0 0 m ₃ m ₂ m ₁ m ₀	B → R(m)		1/1
Pattern Generation	P p	0 1 1 0 1 1 p ₃ p ₂ p ₁ p ₀			1/2



Table 24. Control Instruction

OPERATION	MNEMONIC	OPERATION CODE	FUNCTION	STATUS	WORD CYCLE
No Operation	NOP	0 0 0 0 0 0 0 0 0 0			1 / 1
Stand-by Mode	SBY	0 1 0 1 0 0 1 1 0 0			1 / 1
Stop Mode	STOP	0 1 0 1 0 0 1 1 0 1			1 / 1

(Note) HD614P180 has not serial Interface, so STS (start serial) cannot be used. If used STS, its operation equals to NOP.

Table 25. OP-Code Map

R9	R8	0																1															
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	0	NOP	SPX	XSP	AN	EM					AM			ORM								ANEMC			AMC			ORMC					
	1	RTN	RTN			ALM					AMC			FORM								ANEMC			AMC			ORMC					
	2									INEM			i(4)														INEMD			i(4)			
	3									ILEM			i(4)														ILEMD			i(4)			
	4	LBM(XY)			BNEM					LAB				IB				COMB				OR								SBY	STOP		
	5	LMAY(X)			AYY					JASPY				IY																		JMPL	
	6	WGA				RED				JASPY																						CALL	
	7									YNEI				i(4)																		BRL	
	8	XMA(XY)				SEM	n(2)			REM	n(2)			TM	n(2)			XMAD									SEMD	n(2)				REMD	
	9	LMA(XY)				LMA(XY)				SMC				ANM				LAMD									LAMD					TMD	
	A	ROT	ROT							DAA				DAS				LAY														LMID	
	B									TBR				p(4)																		P	
	C	XMB(XY)				BLEM				LBA																							
	D	LMADY(X)				SY				LYA																							
	E	TD				SED				LXA																							
	F	LWI	i(2)																														
1	0									LBI				i(4)																			
	1									LYI				i(4)																			
	2									LXI				i(4)																			
	3									LAI				i(4)																			
	4									LBR				m(4)																			
	5									LAR				m(4)																			
	6									REDD				m(4)																			
	7									LAMR				m(4)																			
	8									AI				i(4)																			
	9									LMHY				i(4)																			
	A									TDD				m(4)																			
	B									ALEI				i(4)																			
	C									LRB				m(4)																			
	D									LRA				m(4)																			
	E									SEDD				m(4)																			
	F									XMRA				m(4)																			

... 1 word/2 cycle
Instruction

... 1 word/3 cycle
Instruction

... RAM Direct Address
Instruction
(2 word/2 cycle)

... 2 word/2 cycle
Instruction



HD614P180

■ PRECAUTION TO USE THE EPROM ON-PACKAGE 4 BIT SINGLE CHIP MICROCOMPUTER

Please pay attention to the followings, since this MCU has special structure with pin socket on the package.

- (1) Don't apply high static voltage or surge voltage over MAXIMUM RATINGS to the socket pins as well as the LSI pins.

If not, that may cause permanent damage to the device.

- (2) When using this in production like mask ROM type single chip microcomputer, pay attention to the followings to keep the good contact between the EPROM pins and socket pins.

- (a) When soldering the LSI on a print circuit board, the recommended condition is

Temperature: lower than 250°C

Time : within 10 sec.

Over time/temperature may cause the bonding solder of socket pin to melt and the socket pin may drop.

- (b) Note that the detergent or coating will not get in the socket during flux washing or board coating after soldering, because that may cause bad effect on socket contact.
- (c) Avoid permanent application of this under the condition of vibratory place and system.
- (d) The socket, inserted and pulled repeatedly loses its contactability. It is recommended to use new one when applied in production.

Table 26. Difference between the HD614P180 and HMCS412C

Type name		HD614P180	HMCS412AC	HMCS412C	HMCS412CL	HMCS414AC	HMCS414C	HMCS414CL
Item								
Minimum instruction execution time		1.33 μ s	1.33 μ s	2 μ s	4 μ s	1.33 μ s	2 μ s	4 μ s
Power supply voltage		4.5 ~ 5.5 V	4.5 ~ 6 V	3.5 ~ 6 V	2.5 ~ 6 V	4.5 ~ 6 V	3.5 ~ 6 V	2.5 ~ 6 V
ROM		<div>○ 4,096 words x 10 bits (using standard EPROM 2764)</div> <div>○ 8,192 words x 10 bits (using standard EPROM 27128)</div>	2,048 words x 10 bits Mask ROM			4,096 words x 10 bits Mask ROM		
RAM		576 digits x 4 bits	160 digits x 4 bits		256 digits x 4 bits			
I/O pin circuit	Standard pins	All pins are "without pull-up MOS (NMOS open drain)".	Each pin selects "without pull-up MOS (NMOS open drain)", "with pull-up MOS", or "CMOS".					
	High voltage pins	All pins are "without pull-down MOS (PMOS open drain)".	Each pin selects "without pull-down MOS (PMOS open drain)" or "with pull-down MOS".					
Clock generator		Crystal resonator or ceramic filter resonator	Crystal resonator, ceramic filter resonator, or resistance oscillator					
Package		42-pin EPROM on package. The base chip pins are compatible with those of the HMCS412C	42-pin dual in line package (DP-42) Shrink type 42-pin dual in line package (DP-42S) 44-pin flat plastic package (FP-44A)					
	Type	DC-42P	DP-42		DP-42S		FP-44A	
	Occupied area (mm)	19 x 52.8	13.4 x 52.8		14 x 37.4		17.2 x 17.2	
	High from stand-off	7.5 (max.) EPROM on package	5.08 (max.)		5.08 (max.)		2.9 (max.)	

