



Dense-Pac Microsystems, Inc.

DPS32X16A


HIGH SPEED 32K X 16 CMOS SRAM PGA MODULE

PRELIMINARY

DESCRIPTION:

The DPS32X16A is a 40-pin Pin Grid Array (PGA) consisting of two 32K X 8 SRAM devices in ceramic LCC packages surface mounted on a co-fired ceramic substrate with matched thermal coefficients.


The pins have been arranged around a central 0.3" gap which can accommodate a heat rail, if desired. In this central gap is a cavity containing two 0.1 μ f decoupling capacitors.



FEATURES:

- Organization Available: 32K X 16
- Access Times:
25, 35, 45, 55, 70, 85,
100, 120, 150ns (max.)
- Low Data Retention: 2.0V min.
- Fully Static Operation - No clock or refresh required
- Three-State Outputs
- TTL-compatible Inputs and Outputs
- 40-Pin PGA (Pin Grid Array) Package
- Module can be built with devices compliant to MIL-STD 883C

FUNCTIONAL BLOCK DIAGRAM



10

PIN-OUT DIAGRAM

(TOP VIEW)

PIN NAMES		CE0	1	I/O7	11	1	11	21	31	21	I/O3	31	VDD
A0 - A14	Address Inputs	A9	2	I/O6	12	2	12	22	32	22	I/O2	32	A0
I/O0 - I/O15	Data In/Out	A10	3	I/O5	13	3	13	23	33	23	I/O1	33	A1
CE0, CE1	Chip Enables	A11	4	I/O4	14	4	14	24	34	24	I/O0	34	A3
WE0, WE1	Write Enables	A12	5	OE	15	5	15	25	35	25	A3	35	A4
OE	Output Enable	A13	6	WE1	16	6	16	26	36	26	WE0	36	A5
VDD	Power (+5V)	A14	7	I/O15	17	7	17	27	37	27	I/O11	37	A6
VSS	Ground	N.C.	8	I/O14	18	8	18	28	38	28	I/O10	38	A7
N.C.	No Connect	N.C.	9	I/O13	29	9	19	29	39	29	I/O9	39	A8
		VSS	10	I/O12	20	10	20	30	40	30	I/O8	40	CE1

30A050-01
REV. B

1

DPS32X16A

Dense-Pac Microsystems, Inc.

DPS32X16A-25, -35, -45, -55, -70, -85, -100 DC OPERATING CHARACTERISTICS: Over operating ranges									
Symbol	Characteristics	Test Conditions	C		I		M/B		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
I _{IN}	Input Leakage Current	V _{IN} = 0V to V _{DD}	-10	+10	-10	+10	-10	+10	μA
I _{OUT}	Output Leakage Current	V _{I/O} = 0V to V _{DD} , CE or OE = V _{IH} , or WE = V _{IL}	-10	+10	-10	+10	-10	+10	μA
I _{CC1}	Active Supply Current	CE = V _{IL} , V _{IN} = V _{IH} or V _{IL} , I _{OUT} = 0mA		200		230		240	mA
I _{CC2}	Operating Supply Current	Cycle = min., Duty = 100% I _{OUT} = 0mA		280		320		320	mA
I _{SB1}	Full Standby Supply Current (CMOS)	V _{IN} ≥ V _{DD} -0.2V or V _{IN} ≤ V _{SS} + 0.2V, CE ≥ V _{DD} -0.2V		4		4		4	mA
I _{SB2}	Standby Current (TTL)	CE = V _{IH}		60		70		70	mA
V _{OL}	Output Low Voltage	I _{OUT} = 2.1mA		0.4		0.4		0.4	V
V _{OH}	Output High Voltage	I _{OUT} = -1.0mA	2.4		2.4		2.4		V

DPS32X16A-25, -35, -45, -55, -70, -85, -100 DATA RETENTION CHARACTERISTICS						
Symbol	Parameter	Test Condition	Min.	TYP.	Max.	Unit
I _{CCDR2}	Data Retention Supply Current	V _{DR} = 2V, CE ≥ V _{DD} -0.2V	0.6	0.7	1.2	mA
I _{CCDR3}	Data Retention Supply Current	V _{DR} = 3V, CE ≥ V _{DD} -0.2V	0.7	0.8	2.4	mA
t _{CDR}	Chip Disable to Data Retention Time		0			ns
t _R	Recovery Time	t _{RC} = Read Cycle Timing	5			ms

DPS32X16A-120, -150 DC OPERATING CHARACTERISTICS: Over operating ranges									
Symbol	Characteristics	Test Conditions	C		I		M/B		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
I _{IN}	Input Leakage Current	V _{IN} = 0V to V _{DD}	-10	+10	-10	+10	-10	+10	μA
I _{OUT}	Output Leakage Current	V _{I/O} = 0V to V _{DD} , CE or OE = V _{IH} , or WE = V _{IL}	-10	+10	-10	+10	-10	+10	μA
I _{CC1}	Active Supply Current	CE = V _{IL} , V _{IN} = V _{IH} or V _{IL} , I _{OUT} = 0mA		90		90		90	mA
I _{CC2}	Operating Supply Current	Cycle = min., Duty = 100% I _{OUT} = 0mA		120		130		140	mA
I _{SB1}	Full Standby Supply Current (CMOS)	V _{IN} ≥ V _{DD} -0.2V or V _{IN} ≤ V _{SS} + 0.2V, CE ≥ V _{DD} -0.2V		200		400		600	μA
I _{SB2}	Standby Current (TTL)	CE = V _{IH}		4		4		4	mA
V _{OL}	Output Low Voltage	I _{OUT} = 2.1mA		0.4		0.4		0.4	V
V _{OH}	Output High Voltage	I _{OUT} = -1.0mA	2.4		2.4		2.4		V

DPS32X16A-120, -150 DATA RETENTION CHARACTERISTICS						
Symbol	Parameter	Test Condition	Min.	TYP.	Max.	Unit
I _{CCDR2}	Data Retention Supply Current	V _{DR} = 2V, CE ≥ V _{DD} -0.2V	60	80	400	μA
I _{CCDR3}	Data Retention Supply Current	V _{DR} = 3V, CE ≥ V _{DD} -0.2V	80	100	480	μA
t _{CDR}	Chip Disable to Data Retention Time		0			ns
t _R	Recovery Time	t _{RC} = Read Cycle Timing	5			ms

30A050A01
REV. B

RECOMMENDED OPERATING RANGE¹

Symbol	Characteristic	Min.	Typ.	Max.	Unit
V _{DD}	Supply Voltage	4.5	5.0	5.5	V
V _{IH}	Input HIGH Voltage	2.2		V _{DD} +0.3	V
V _{IL}	Input LOW Voltage	-0.5 ²		0.8	V
T _A	Operating Temp.	0	+25	+70	°C

ABSOLUTE MAXIMUM RATINGS³

Symbol	Parameter	Value	Unit
T _{STG}	Storage Temperature	-65 to +150	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	°C
V _{DD}	Supply Voltage ¹	-0.5 to +7.0	V
V _{IO}	Input/Output Voltage ¹	-0.5 to V _{DD} +0.5	V

TRUTH TABLE

Mode	$\overline{CE}$	$\overline{WE}$	$\overline{OE}$	I/O Pin	Supply Current
Not Selected	H	X	X	HIGH-Z	Standby
Dout Disable	L	H	H	HIGH-Z	Active
Read	L	H	L	Dout	Active
Write	L	L	H*	Din	Active

H = HIGH L = LOW X = Don't Care

* If $\overline{OE}$ is LOW during Write, t_{WIZ} must be observed before data is presented to the device.CAPACITANCE⁴: T_A = 25°C, F = 1.0MHz

Symbol	Parameter	Max.	Unit	Condition
C _{ADR}	Address Input	20	pF	V _{IN} = 0V
C _{CE}	Chip Enable	10		
C _{WE}	Write Enable	10		
C _{OL}	Output Enable	20		
C _{I/O}	Data Input/Output	15		

AC TEST CONDITIONS

Input Pulse Levels	0V to 3.0V
Input Pulse Rise and Fall Times	5ns**
Input and Output Timing Reference Levels	1.5V


** Transition between 0.8V and 2.2V.

DC OUTPUT CHARACTERISTICS


Symbol	Parameter	Conditions	Min.	Max.	Unit
V _{OH}	HIGH Voltage	I _{OH} = -1.0mA	2.4	-	V
V _{OL}	LOW Voltage	I _{OL} = 2.1mA	-	0.4	V

OUTPUT LOAD

Load	C _L	Parameters Measured
1	100 pF	except t _{CLZ} , t _{CHZ} , t _{OLZ} , t _{OHZ} , t _{WLZ} , and t _{WHZ}
2	5 pF	t _{CLZ} , t _{CHZ} , t _{OLZ} , t _{OHZ} , t _{WLZ} , and t _{WHZ}

Figure 1. Output Load
*** Including Probe and Jig Capacitance.




DATA RETENTION WAVEFORM




AC OPERATING CONDITIONS AND CHARACTERISTICS - READ CYCLE: Over operating ranges													
No.	Symbol	Parameter	-25		-35		-45		-55		-70		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
1	t _{RC}	Read Cycle Time	25		35		45		55		70		ns
2	t _{AA}	Address Access Time		25		35		45		55		70	ns
3	t _{CO}	Chip Enable to Output Valid		25		35		45		55		70	ns
4	t _{OV}	Output Enable to Output Valid		15		25		25		35		40	ns
5	t _{OH}	Output Hold from Address Change	3		3		3		3		3		ns
6	t _{CLZ}	Chip Enable to Output in LOW-Z 4, 6	5		5		5		5		5		ns
7	t _{OLZ}	Output Enable to Output in LOW-Z 4, 6	0		0		5		5		5		ns
8	t _{CHZ}	Chip Enable to Output in HIGH-Z 4, 6		15		15		20		25		30	ns
9	t _{OHZ}	Output Enable to Output in HIGH-Z 4, 6		15		15		20		25		30	ns
AC OPERATING CONDITIONS AND CHARACTERISTICS - WRITE CYCLE: Over operating ranges 7													
No.	Symbol	Parameter	-25		-35		-45		-55		-70		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
10	t _{WC}	Write Cycle Time	25		35		45		55		70		ns
11	t _{AW}	Address Valid to End of Write	20		30		40		50		65		ns
12	t _{CW}	Chip Enable to End of Write	20		30		40		50		65		ns
13	t _{DW}	Data Valid to End of Write	15		20		25		25		30		ns
14	t _{DH}	Data Hold Time	3		3		3		3		3		ns
15	t _{WP}	Write Pulse Width	20		30		40		50		60		ns
16	t _{AS}	Address Set-up Time*	0		0		0		0		0		ns
17	t _{AH}	Address Hold time	0		0		0		0		0		ns
18	t _{WHZ}	Write Enable to Output in HIGH-Z 4, 6		15		15		20		25		30	ns
19	t _{WLZ}	Write Enable to Output in LOW-Z 4, 6	5		5		5		5		5		ns


AC OPERATING CONDITIONS AND CHARACTERISTICS - READ CYCLE: Over operating ranges												
No.	Symbol	Parameter	-85		-100		-120		-150		Unit	
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
1	t _{RC}	Read Cycle Time	85		100		120		150		ns	
2	t _{AA}	Address Access Time		85		100		120		150	ns	
3	t _{CO}	Chip Enable to Output Valid		85		100		120		150	ns	
4	t _{OV}	Output Enable to Output Valid		60		60		60		70	ns	
5	t _{OH}	Output Hold from Address Change	5		10		10		10		ns	
6	t _{CLZ}	Chip Enable to Output in LOW-Z ^{4, 6}	10		10		10		10		ns	
7	t _{OLZ}	Output Enable to Output in LOW-Z ^{4, 6}	5		5		5		5		ns	
8	t _{CHZ}	Chip Enable to Output in HIGH-Z ^{4, 6}		30		35		40		50	ns	
9	t _{OHZ}	Output Enable to Output in HIGH-Z ^{4, 6}		30		35		40		50	ns	
AC OPERATING CONDITIONS AND CHARACTERISTICS - WRITE CYCLE: Over operating ranges ⁷												
No.	Symbol	Parameter	-85		-100		-120		-150		Unit	
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
10	t _{WC}	Write Cycle Time	85		100		120		150		ns	
11	t _{AW}	Address Valid to End of Write	75		90		100		120		ns	
12	t _{CW}	Chip Enable to End of Write	75		90		100		120		ns	
13	t _{DW}	Data Valid to End of Write	35		40		50		60		ns	
14	t _{DH}	Data Hold Time	0		0		0		0		ns	
15	t _{WP}	Write Pulse Width	75		80		90		100		ns	
16	t _{AS}	Address Set-up Time*	0		0		0		0		ns	
17	t _{AH}	Address Hold Time	0		0		0		0		ns	
18	t _{WHZ}	Write Enable to Output in HIGH-Z ^{4, 6}		35		35		40		50	ns	
19	t _{WLZ}	Write Enable to Output in LOW-Z ^{4, 6}	5		5		5		5		ns	

* Valid for both Read and Write Cycles.

READ CYCLE 1: Address Controlled. $\overline{WE}$ is HIGH. $\overline{CE}$ and $\overline{OE}$ are LOW.READ CYCLE 2: $\overline{CE}$ Controlled. $\overline{WE}$ is HIGH.WRITE CYCLE 1: $\overline{WE}$ Controlled. $\overline{OE}$ is LOW.

**NOTES:**

1. All voltages are with respect to V_{SS} .
2. -2.0V min. for pulse width less than 20ns (V_{IL} min. = -0.5V at DC level).
3. Stresses greater than those under **ABSOLUTE MAXIMUM RATINGS** may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
4. This parameter is guaranteed and not 100% tested.
5. Transition is measured at the point of ± 500 mV from steady state voltage.
6. When $\overline{OE}$ and $\overline{CE}$ are LOW and $\overline{WE}$ is HIGH, I/O pins are in the output state, and input signals of opposite phase to the outputs must not be applied.
7. The outputs are in a high impedance state when $\overline{WE}$ is LOW.




ORDERING INFORMATION

DP PREFIX	S32X16 DEVICE TYPE	A PACKAGE	- XXX SPEED	X GRADE	
					C COMMERCIAL 0°C to +70°C
					I INDUSTRIAL -40°C to +85°C
					M MILITARY -55°C to +125°C
					B* MIL-PROCESSED -55°C to +125°C
			25		25ns
			35		35ns
			45		45ns
			55		55ns
			70		70ns
			85		85ns
			100		100ns
			120		120ns
			150		150ns
		A			40-PIN PGA MODULE
					CMOS SRAM 32KX16

* B grade modules can be constructed with 8B3 devices.

MECHANICAL DRAWING

**Dense-Pac Microsystems, Inc.**

7321 Lincoln Way • Garden Grove, California 92641-1428
(714) 898-0007 • (800) 642-4477 (Outside CA) • FAX: (714) 897-1772