PI74FCT16260T

Fast CMOS 12-Bit Tri-Port Bus Exchanger

Product Features

Common Features

- PI74FCT16260 and PI74FCT162260 are high-speed, low power devices with high current drive.
- $V_{CC} = 5V \pm 10\%$
- Typical tsk (o) (Output Skew) < 250ps, clocked mode
- Extended range of -40°C to +85°C
- · Hysteresis on all inputs


PI74FCT16260T Features

- High output drive: $I_{OH} = -32 \text{mA}$; $I_{OL} = 64 \text{mA}$
- Power off disable outputs permit "live insertion"
- Typical V_{OLP} (Output Ground Bounce) < 1.0 V at $V_{CC} = 5 \text{V}$, $T_A = 25 ^{\circ}\text{C}$

PI74FCT162260T Features

- Balanced output drive: $I_{OL}/I_{OH} = 24 \text{mA}$
- Typical VOLP (Output Ground Bounce) < 0.6 V at $V_{CC} = 5 \text{V}$, $T_A = 25 ^{\circ} \text{C}$
- Series current limiting resistors
- · Packages available:
- 56-pin 240 mil wide TSSOP (A56)
- 56-pin 300 mil wide SSOP (V56)

Logic Block Diagram



Product Description

Pericom Semiconductor's PI74FCT series of logic circuits are produced in the Company's advanced 0.6 micron CMOS technology, achieving industry leading speed grades.

The FCT16260AT/CT and the FCT162260AT/CT Tri-Port Bus Exchangers are high-speed 12-bit latched bus multiplexers/ transceivers for use in high speed microprocessor applications. These Bus Exchangers support memory interleaving with latched outputs on the B-ports and address multiplexing with latched inputs on the B-

The Tri-port Bus Exchanger has three 12-bit ports. Data may be transferred between the A-port and either/both of the B-ports.

The latch enable (LE1B, LE2B, LEA1B and LEA2B) inputs control data storage. When a latch-enable input is HIGH, the latch is transparent. When the latch enable input is LOW, the data at the input is latched and remains latched until the latch enable input is returned HIGH. Independent output enables ($\overline{OE1B}$ and $\overline{OE2B}$ allow reading from one port while writing to the other port.

The FCT16260AT/CT are ideally suited for driving high capacitance loads and low impedance backplanes. The output buffers are designed with power off disable capability to allow "live insertion" of boards when used as backplane drivers.

The FCT162260AT/CT have balanced output drive with current limiting resistors. This offers low ground bounce, minimal undershoot, and controlled output fall times reducing the need for external series terminating resistors.

PS8307A 11/17/98



Fast CMOS 12-Bit Tri-Port Bus Exchanger

Product Pin Description

Pin Name	Description
ŌE2B	2B Output Enable (Active LOW)
ŌE1B	1B Output Enable (Active LOW)
LE1B	Latch Enable, A-1B
LE2B	Latch Enable, A21B
LEA1B	Latch Enable Input for 1B-A Latch
LEA2B	Latch Enable Input for 2B-A Latch
ŌĒĀ	Output Enable for A (Active LOW)
SEL	1B or 2B Path Selection
A1	A-to-B Data Inputs for B-to-A 3 State Outputs
1B1	Bidirectional Data Port 1B
2B1	Bidirectional Data Port 2B
GND	Ground
Vcc	Power

Truth Table⁽¹⁾ A to B ($\overline{OEA} = H$)

		OUT	PUTS			
A	LEA1B	LEA2B	OE1B	OE2B	1B	2B
Н	Н	Н	L	L	Н	Н
L	Н	Н	L	L	L	L
Н	Н	L	L	L	Н	2B0 ⁽²⁾
L	Н	L	L	L	L	2B0 ⁽²⁾
Н	L	Н	L	L	1B0 ⁽²⁾	Н
L	L	Н	L	L	1B0 ⁽²⁾	L
X	L	L	L	L	1B0 ⁽²⁾	2B0 ⁽²⁾
X	X	X	Н	Н	Z	Z
X	X	X	L	Н	Active	Z
X	X	X	Н	L	Z	Active
X	X	X	L	L	Active	Active

Notes:

1. H = High Signal Level

L = Low Signal Level

X = Irrelevant

Z = High Impedance

2. Output level before the indicated steady-state input conditions were established.

Product Pin Configuration

- 1 0 0 0 0 0 1 1 1 1 0 0 1 1 1 9 0 1		
ŌĒA ☐ 1		56 D OE2B
LE1B ☐ 2		55 🗆 LEA2B
2B3 ☐ 3		54 🗆 2B4
GND ☐ 4		53 GND
2B2 ☐ 5		52 🗆 2B5
2B1 ☐ 6		51 2B6
Vcc ☐ 7		50 VCC
A 1 ☐ 8		49 🛘 2B7
A 2 □ 9		48 🗆 2B8
A3 ☐ 10	56-Pin	47 🛘 2B9
GND ☐ 11	A, V	46 GND
A4 ☐ 12		45 🗆 2B10
A5 ☐ 13		44 🛘 2B11
A 6 ☐ 14		43 🗆 2B12
A7 🛘 15		42 🛘 1B12
A8 🗆 16		41 🛘 1B11
A9 🛚 17		40 🛘 1B10
GND ☐ 18		39 GND
A10 🛚 19		38 🛘 1B9
A11 ☐ 20		37 🛘 1B8
A12 🛚 21		36 🛘 1B7
VCC 22		35 VCC
1B1 ☐ 23		34 🛘 1B6
1B2 🛚 24		33 🛘 1B5
GND ☐ 25		32 GND
1B3 ☐ 26		31 D 1B4
LE2B ☐ 27		30 LEA1B
SEL 🗆 28		29 OE1B

Truth Table⁽¹⁾ B to A ($\overline{OEB} = H$)

1B	2B	SEL	LE1B	LE2B	OEA	Output A
Н	X	Н	Н	X	L	Н
L	X	Н	Н	X	L	L
X	X	Н	L	X	L	A ⁽²⁾
X	Н	L	X	Н	L	Н
X	L	L	X	Н	L	L
X	X	L	X	L	L	A ⁽²⁾
X	X	X	X	X	Н	Z



Maximum Ratings

Fast CMOS 12-Bit Tri-Port Bus Exchanger

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature	65°C to +150°C
Ambient Temperature with Power Applied	40°C to +85°C
Input Voltage Range, VIN	0.5V to V _{CC} +0.5V
Output Voltage Range, VOUT	0.5V to V _{CC} +0.5V
DC Input Voltage	0.5V to +5.0V
DC Output Current	100 mA
Power Dissipation	1.0W

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC Electrical Characteristics (Over the Operating Range, $T_A = -40$ °C to +85°C, $V_{CC} = 5.0$ V ± 10 %)

Parameters	Des	cription	Те	st Conditions ^(l)	Min.	Typ. ⁽²⁾	Max.	Units
V _{IH}	Input H	igh Voltage	Guaranteed I	ogic HIGH Level	2.0			V
$V_{ m IL}$	Input LO	OW Voltage	Guaranteed I	Logic LOW Level			0.8	
In	Input HIGH	(Input pins)	$V_{CC} = Max.$	V M V V			-1	
I _{IH}	Current	(I/O pins)	VCC - Max.	$V_{IN} = V_{CC}$			-1	
T	Input LOW	(Input pins)	$V_{CC} = Max.$	$V_{IN} = Max.$			-1	mA
I _{IL}	Current	(I/O pins)	vcc – max.				-1	ША
I _{OZH}	High Impedeance		V _{CC} = Max.	$V_{OUT} = 2.7V$			-1	
I _{OZL}	Outpu	Output Current		$V_{OUT} = 0.5V$			-1	
V _{IK}	Clamp D	Clamp Diode Voltage		$V_{CC} = Min., I_{IN} = -18mA$		-0.7	-1.2	V
I _{OS}	Short Circuit Current (I/O pins)		$V_{CC} = Max.^{(3)}, V_{OUT} = GND$		-80	-140	-250	mA
V_{H}	Input 1	Hysteresis				100		mV

PI74FCT16260T Output Drive Characteristics (Over the Operating Range)

Parameters	Description	Test Conditions ⁽¹⁾			Typ. ⁽²⁾	Max.	Units
IO	Output Drive Current (I/O pins)	$V_{CC} = Max.^{(3)}, VOUT = 2.5V$		-50		-180	mA
				2.5	3.5		
V _{OH}	Output High Voltage	$V_{CC} = Min.,$ $V_{IN} = V_{IH} = V_{IH} \text{ or } V_{II}.$	$I_{OH} = -15.0 \text{mA}$	2.4	3.5		V
			$I_{OH} = -32.0 \text{mA}$	2.0	3.0		V
V _{OL}	Output LOW Voltage	$V_{CC} = Min., V_{IN} = V_{IH} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 64 \text{mA}$		0.2	0.55	
IOFF	Input /Output Power OFF Leakage	$V_{CCC} = 0V$, V_{IN} or $V_{OUT} \le 4.5V$				±1	mA

PI74FCT162260T Output Drive Characteristics (Over the Operating Range)

Parameters	Description	Test Conditions ⁽¹⁾			Typ.(2)	Max.	Units
V _{OH}	Output High Voltage	$V_{CC} = Min., V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -24.0 \text{mA}$	2.4	3.3		V
V _{OL}	Output LOW Voltage	$V_{CC} = Min., V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 24.0 \text{mA}$		0.3	0.55	V
I _{ODL}	Output LOW Current	$V_{CC} = 5V$, $V_{IN} = V_{IH}$ or V_{IL} ,	$V_{OUT} = 1.5V^{(3)}$	60	115	200	A
I _{ODH}	Output HIGH Current	$V_{CC} = 5V$, $V_{IN} = V_{IH}$ or V_{IL} ,	$V_{OUT} = 1.5V^{(3)}$	-60	-115	-200	mA

Notes:

- 1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 5.0V, $+25^{\circ}C$ ambient and maximum loading.
- 3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.



Fast CMOS 12-Bit Tri-Port Bus Exchanger

Power Supply Characteristics

Parameters	Description	Test Condition	Test Conditions ⁽¹⁾			Max.	Units
ICCL, ICCH, ICCZ	Quiescent Power Supply Current	VCC = Max.	VIN = GND or VCC		5	500	μΑ
DICC	Supply Current per Input @ TTL HIGH	VCC = Max.	$VIN = 3.4V^{(3)}$		0.5	1.5	mA
ICCD	Supply Current per Input per MHz ⁽⁴⁾	VCC = Max. Outputs Open One Output Port Enabled LExx = VCC One Input Bit Toggling One Output Bit Toggling 50% Duty Cycle	VIN = VCC VIN = GND		60	100	μΑ/ MHz
IC	Total Power Supply Current ⁽⁶⁾	VCC = Max., Outputs Open fl = 10MHz 50% Duty Cycle One Output Port Enabled LExx = VCC One Input Bit Toggling One Output Bit Toggling	VIN = VCC VIN = GND VIN = 3.4V VIN = GND		0.6	2.3	mA
		VCC = Max., Outputs Open fl = 2.5MHz 50% Duty Cycle One Output Port Enabled LExx = VCC Twelve Input Bit Toggling Twelve Output Bit Toggling	VIN = VCC VIN = GND VIN = 3.4V VIN = GND		4.8	3.5 ⁽⁵⁾ 12.5 ⁽⁵⁾	

Notes:

- 1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device.
- 2. Typical values are at Vcc = 5.0V, $+25^{\circ}C$ ambient.
- 3. Per TTL driven input (VIN = 3.4V); all other inputs at Vcc or GND.
- 4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- 5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
- 6. IC =IQUIESCENT + IINPUTS + IDYNAMIC

 $IC = ICC + \Delta ICC DHNT + ICCD (fCP/2 + FINI)$

ICC = Quiescent Current

 Δ ICC = Power Supply Current for a TTL High Input (VIN = 3.4V)

DH = Duty Cycle for TTL Inputs High

NT = Number of TTL Inputs at DH

ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

fCP = Clock Frequency for Register Devices (Zero for Non-Register Devices)

fI = Input Frequency

NI = Number of Inputs at fI

All currents are in milliamps and all frequencies are in megahertz.



Fast CMOS 12-Bit Tri-Port Bus Exchanger

Switching Characteristics over Operating Range (Propogation Delays)

			16260AT/	162260AT	16260CT	/162260CT	16260ET	/162260ET	
Parameters	Description	Conditions ⁽¹⁾	Com. Com.		Com.		om.	Units	
			Min. ⁽²⁾	Max. ⁽²⁾	Min. ⁽²⁾	Max. ⁽²⁾	Min. ⁽²⁾	Max. ⁽²⁾	
t _{PLH} t _{PHL}	Propagation Delay Ax to 1Bx or Ax to 2Bx		1.5	5.2	1.5	4.7	1.5	3.6	
t _{PLH} t _{PHL}	Propagation Delay 1Bx to Ax or 2Bx to Ax		1.5	5.6	1.5	5.0	1.5	3.6	
t _{PLH} t _{PHL}	Propagation Delay LExB to Ax		1.5	5.2	1.5	4.7	1.5	4.0	
t _{PLH} t _{PHL}	Propagation Delay LEA1B to Bx or LEA2B to 2Bx		1.5	4.7	1.5	4.4	1.5	4.0	
t _{PLH} t _{PHL}	Propagation Delay SEL to Ax	$C_L = 50 \text{ pF}$	1.5	5.2	1.5	4.7	1.5	4.0	
t _{PZH} t _{PZL}	Output Enable Time OEA to Ax, OE1B to 1Bx, or OE2B to 2Bx	$R_{\rm L} = 500\Omega$	1.5	5.7	1.5	5.1	1.5	4.4	ns
t _{PHZ}	Output Disable Time OEA to Ax, OE1B to 1Bx, or OE2B to 2Bx		1.5	4.4	1.5	4.0	1.5	4.0	
t _{SU}	Setup Time, HIGH or LOW Data to Latch		1.5		1.0		1.0		
t_{H}	Hold Time, Latch to Data		1.0		1.0		1.0		
$t_{ m W}$	Pulse Width, Latch HIGH ⁽⁴⁾		3.0		3.0		3.0		
t _{SK} ⁽⁰⁾	Output Skew ⁽³⁾			0.5		0.5		0.5	

Notes:

- 1. See test circuit and waveforms.
- 2. Minimum limits are guaranteed but not tested on Propagation Delays.
- 3. Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.
- 4. This parameter is guaranteed but not production tested.

Capacitance ($T_A = 25$ °C, f = MHz)

Parameters	Description	Test Conditions	Тур.	Max.	Units
C _{IN}	Input Capacitance	$V_{IN} = 0V$	3.5	6.0	Б
C _{I/O}	I/O Capacitanc	$V_{OUT} = 0V$	3.5	8.0	pF

Note:

1. This parameter is determined by device characterization but is not production tested.

Pericom Semiconductor Corporation

2380 Bering Drive • San Jose, CA 95131 • 1-800-435-2336 • Fax (408) 435-1100 • http://www.pericom.com

PS8307A 11/17/98