## LH28F020SUN-L12 2 Mbit (256 Kbit x 8) 3.3V (Vpp=5V) FLASH MEMORY

## **FEATURES**

- 16 Independently Lockable Blocks
- 100,000 Erase Cycles per Block
- 5V Write/Erase Operation (5V V<sub>sp</sub>, 3.3V V<sub>cc</sub>)
- 256 Kbit x 8 Bit Configuration
- . Min. 2.7V Read Capability
  - 160 ns Maximum Access Time (V<sub>cc</sub>=2.7V)
- Automated Byte Write/Block Erase
  - Command User Interface
  - Status Register
- 32-Lead, 2.7mm x 14.1mm x 20.6mm SOP Package

- System Performance Enhancement
  - Erase Suspend for Read
  - Two-Byte Write
  - Full Chip Erase
- Data Protection
  - Hardware Erase/Write Lockout during Power Transitions
  - Software Erase/Write Lockoul
- Independently Lockable for Welte Erase on Each Block (Lock Block & Protect Set/ Reset)
- 80 µA (Max.)-{これでMOS Standby
- State-of-the-Art 0.55 µm ETOX™ Flash Technology

Sharp's LH28F020SUN-L12 2-Mbit Flash Memory is a revolutionary architecture which enables the design of truly mobile, high performance, personal computing and communication products. With innovative capabilities, 3.3V low power operation and very fast read/write performance, the LH28F020SUN-L12 is also the ideal choice for designing embedded mass storage flash memory systems.

The LH28F020SUN-L12 is a very high density, highest performance non-volatile read/write solution for solid-state storage applications. Its independently lockable 16 symmetrical blocked architecture (16-Kbyte each) extended cycling, low power operation very fast write and read performance and selective block locking provide a highly flexible memory component cuitable for high density memory cards, Resident Flash Arrays etc. The LH28F020SUN-L12's 5.0V/3.3V power surply operation enables the design of memory cards which can be read in 3.3V system and written in 5.0V/3.3V systems. Its x8 architecture allows the optimization of memory to processor interface. The flexible block locking applied enables bundling of executable application software in a Resident Flash Array or memory card. Manufactured on Sharp's 0.55 µm ETOX<sup>--</sup> process technology, the LH28F020SUN-L12 is the most cost-effective, high-density 3.3V flash memory.

\* ETOX is a trademark of Intel corporation.

## 1.0 INTRODUCTION

The data sheet is intended to give an overview of the chip feature-set and of the operating AC/DC specifications.

## 1.1 Product Overview

The LH28F020SUN-L12 is a high performance 2-Mbit (2,097,152 bit) block erasable non-volatile random access memory organized as 256 Kbit x 8. The LH28F020SUN-L12 includes sixteen 16 KB (16,384) blocks. A chip memory map is shown in Figure 3.

The implementation of a new architecture, with many enhanced features, will improve the device operating characteristics and results in greater product reliability and ease of use.

Among the significant enhancements of the LH28F020SUN-L12:

- 3V Read, 5V Write/Erase Operation (5V Vpp 3V Vcc)
- Low Power Capability (2.7V V<sub>cc</sub> Read)
- · Improved Write Performance
- Dedicated Block Write/Erase Protection
- Command-Controlled Memory Protection Set/B Capability

The LH28F020SUN-L12 will be available in a 32-lead, 2.7mm thick, 14.1mm x 20.6mm SOF package. This form factor and pinout allow for very high board layout densities.

A Command Use Interface (CUI) serves as the system interface between the microprocessor or microcontroller and the internal memory operation.

Internal Algorithm Automation allows Byte Writes and Block Erase operations to be executed using a Two-Write command sequence to the CUI in the same way as the LH28F008SA 8-Mbit Flash memory.

A Superset of commands have been added to the basic LH28F008SA command-set to achieve higher write performance and provide additional capabilities. These new commands and features include:

- Software Locking of Memory Blocks
- Memory Protection Set/Reset Capability
- · Two-Byte Serial Writes in 8-bit Systems
- Erase All Unlocked Blocks

Writing of memory data is performed typically within 20 µsec. A Block Erase operation erases one of the 16 blocks in typically 0.8 sec, independent of the other blocks.

LH28F020SUN-L12 allows to erase all unlocked blocks. It is desirable in case of which you have to implement Erase operation max. 16 times.

LH28F020SUN-L12 enables Two-Byte serial Write which is operated by three times command input. This feature can improve system write performance by up to typically 17 µsec per byte.

All operations are started by a sequence of Wola commands to the device. Status Register (Sescribed in detail later) provide information on the progress of the requested operation.

Same as the LH26F000SA, LH28F020SUN-L12 requires an operation to complete before the next operation can be requested, also it allows to suspend block erase to read data from any other block, and allow to testime erase operation.

The LH28F020SUN-L12 provides user-selectable block locking to protect code or data such as Device Drivers, PCMCIA card information, ROM-Executable OS or Application Code. Each block has an associated non-volatile lock-bit which determines the lock status of the block. In addition, the LH28F020SUN-L12 has a software controlled master Write Protect circuit which prevents any modifications to memory blocks whose lock-bits are set.

When the device power-up, Write Protect Set/Confirm command must be written. Otherwise, all lock bits in the device remain being locked, can't perform the Write to each block and single Block Erase. Write Protect Set/Confirm command must be written to reflect the actual lock status. However, when the device power-on, Erase All Unlocked Blocks can be used. If used, Erase is performed with reflecting actual lock status, and after that Write and Block Erase can be used.

The LH28F020SUN-L12 contains Status Register to accomplish various functions:

 A Compatible Status Register (CSR) which is 100% compatible with the LH28F008SA Flash memory's Status Register. This register, when used alone, provides a straightforward upgrade capability to the LH28F020SUN-L12 from a LH28F008SA-based design.

The LH28F020SUN-L12 is specified for a maximum access time of 120 nsec (t<sub>Acc</sub>) at 3.3V operation (3.0 to 3.6V) over the commercial temperature range (0 to +70°C). A corresponding maximum access time of 160 nsec (t<sub>Acc</sub>) at 2.7V (0 to +70°C) is achieved for reduced power consumption applications.

The LH28F020SUN-L12 incorporates an Automatic Power Saving (APS) feature which substantially reduces the active current when the device is in static mode of operation (addresses not switching).

In APS mode, the typical  $I_{cc}$  current is 4 mA at 3.3V.

A chip reset mode of operation is enabled when whole CE#, WE# and OE# hold low more than 5 µsec. In this mode, all operations are aborted, WSM is reset and CSR register is cleared. When the device power upartis chip reset operation must be executed to initialize the control circuit, put the device in chip reset mode to protect data against noise. Especially, to assume data protection against switched rolls at power up, above chip reset sequence must be executed. If CE# and or WE# and or OE# and or goes high, chip reset mode will be finished. It reads more than 620ns from one of the CE# WE# or OE# goes high until output data are valid.

A CMOS Standby mode of operation is enabled when CE# transitions high with all input control pins at CMOS levels. In this mode, the device draws an  $I_{cc}$  standby current of 80  $\mu$ A.

Please do not excute reprogramming 0 for the bit which has already been programed 0. Overwrite operation may generate unerasable bit. In case of reprogramming 0 to the data whitch has been programmed 1.

 program 0 for the bit in which you want to change data from 1 to 0.  program 1 for the bit which has already been programmed 0.

For example, changing data from 10111101 to 10111100 requires 11111110 programming.

## 2.0 DEVICE PINOUT

The LH28F020SUN-L12 32-Lead SOPpinout configuration is shown in Figure 2.

AIT




Figure 1. LH28F020SUN-L12 Block Diagram

## 2.1 Lead Descriptions

Symbol	Туре	Name and Function
A <sub>0</sub> -A <sub>13</sub>	INPUT	BYTE-SELECT ADDRESSES: Select a byte within one 16-Kbyte block. These addresses are latched during Data Writes.
A14-A17	INPUT	BLOCK-SELECT ADDRESSES: Select 1 of 16 Erase blocks. These addresses are latched during Data Writes, Erase and Lock-Block operations.
DQ <sub>0</sub> -DQ <sub>7</sub>	INPUT/OUTPUT	DATA INPUT/OUTPUT: Inputs data and commands during CUI write cycles. Outputs array, buffer, identifier or status data in the appropriate Read mode. Floated when the chip is de-selected or the outputs are disabled.
CE#	INPUT	CHIP ENABLE INPUTS: Activate the device's control logic, input buffers, decoders and sense amplifiers. CE# must be low to select the device.
OE#	INPUT	OUTPUT ENABLE: Gates device data through the output butters when low. The outputs float to tri-state off when OE# is high
WE#	INPUT	WRITE ENABLE: Controls access to the CUI. Page dutiers, Data Queue Registers and Address Queue Latches. WE# is active low, and latches both address and data (command or array) and its rising edge.
Vpp	SUPPLY	ERASE/WRITE POWER SUPPLY (5.0V ± 0.5V): For erasing memory array blocks or writing words/bytes/pages into the flash array.
Vcc -	SUPPLY	DEVICE POWER SUPPLY (3.3V ± 0.3V): Do not leave any point pins floating.
GND	SUPPLY	GROUND FOR ALL INTERNAL CIRCUITRY: Do not leave any ground pins floating.




Figure 2 SOP Configuration

## 3.0 MEMORY MAPS




Figure 3. LH28F020SUN-112 Memory Map

## BUS OPERATIONS, COMMANDS AND STATUS REGISTER DEFINITIONS

#### 4.1 **Bus Operations**

Mode	Notes	CE#	OE#	WE#	A <sub>0</sub>	DQ <sub>0-7</sub>
Read	1	V <sub>IL</sub>	VIL	V <sub>IH</sub>	Х	Dout
Output Disable	1	V <sub>IL</sub>	ViH	V <sub>IH</sub>	Х	High Z
Standby	1	V <sub>IH</sub>	Х	Х	Х	High Z
Manufacturer ID	2	V <sub>IL</sub>	VIL	V <sub>IH</sub>	VIL	вон
Device ID	2	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	ViH	31H
Write	1,3	V <sub>IL</sub>	ViH	ViL	Х	D <sub>IN</sub>

## NOTES:

1. X can be V<sub>M</sub> or V<sub>2</sub> for address or control pins, which is either V<sub>OL</sub> or V<sub>OH</sub>.

2. A<sub>0</sub> at V<sub>E</sub> provide manufacturer ID codes. A<sub>0</sub> at V<sub>M</sub> provide device ID codes. All other addresses are set to zero.

3. Commands for different Erase operations, Data Write operations of Lock-Block operations can only be successive completed when  $V_{pp} = V_{pph}$ .

## 4.2 LH28F008SA-Compatible Mode Command Bus Definitions

Command	Notes	Fir	st Bus Cy	cle	Second Bus Cycle		
Command	Notes	Oper	Addr	Data	Oper	Addr	Data
Read Array		Write	×	FFH	Read	AA	AD
Intelligent Identifier	1	Write	X	90H	Read	IA	ID
Read Compatible Status Register	2	Write	X	70H	Read	Х	CSRD
Clear Status Register	3	Write	Х	50H			
Byte Write		Write	Х	40H	Write	WA	WD
Alternate Byte Write		Write	Х	10H	Write	WA	WD
Block Erase/Confirm	4	Write	Х	20H	Write	BA	DOH
Erase Suspend/Resume	4	Write	Х	вон	Write	X	OOH.

## **ADDRESS**

AA = Array Address BA = Block Address IA = Identifier Address WA = Write Address X = Don't Care

## DATA

AD = Array Data CSRD = CSR Data ID = Identifier Data WD = Write Data

## NOTES:

- Following the intelligent identifier command, two Read operations access the manufacturer and de
   The CSR is automatically available after device enters Data Write, Erapid or Suspend operations. facturer and device signature codes.

- The CSH is automatically available after device enters Data write, Erarge or Suspend operations.
   Clears CSR.3, CSR.4 and CSR.5. See Status register definitions.
   While device performs Block Erase, if you issue Erase Suspend formand (B0H), be sure to confirm ESS (Erase-Suspend-Status) is set to 1 on compatible status register. In the case, ESS of was not set to 1, also completed the Erase (ESS=0, WSMS=1), be sure to issue Resume command (D0H) after completed next Erase command. Beside, when the Erase Suspend command is issued, while the device is not in Erase, be safe to issue Resume command (D0H) after the next erase completed.



## 4.3 LH28F020SUT-L15 -Performance Enhancement Command Bus Definitions

Command	Notes	First Bus Cycle			Second Bus Cycle			Third Bus Cycle		
Command	Notes	Op	Add	Data	Op	Add	Data	Op	Add	Data
Protect Set/Confirm	1,2,6	Write	Х	57H	Write	OFFH	DOH			
Protect Reset /Confirm	3,6	Write	х	47H	Write	OFFH	DOH			
Lock Block/Confirm	1,2,4	Write	X	77H	Write	ВА	DOH			
Erase All Unlocked Blocks	1,2	Write	Х	А7Н	Write	х	DOH			
Two-Byte Write	1,2,5	Write	Х	FBH	Write	AO	WD(L,H)	Write	WA	WD(H,L)

**ADDRESS** 

BA = Block Address

WA = Write Address

DATA

AD = Array Data

WD (L.H) = Write Data (Low, High)

WD (H,L) = Write Data (High, Low)

X = Don't Care

## NOTES:

- 1. After initial device power-up, or chip reset is completed, the block lock status bits describe to the locked state independent of the

- data in the corresponding lock bits. In order to upload the lock bit status, frequires to write Protect Set/Confirm command.

  2. To reflect the actual lock-bit status, the Protect Set/Confirm command must be written after Lock Block/Confirm command.

  3. When Protect Reset/Confirm command is written, all blocks can be written and erased regardless of the state of the lock-bits.

  4. The Lock Block/Confirm command must be written after Protect Reset/Confirm command was written.

  5. A<sub>0</sub> is automatically complemented to load second byte of data. A value determines which WD is supplied first: A<sub>0</sub> = 0 looks at the WDI. WDL,  $A_0 = 1$  looks at the WDH.
- 6. Second bus cycle address of Protect Set/Confirm and Protect Reset/Confirm command is 0FFH. Specifically A,-A, = 0, A,-A, = 1, others are don't care.

## 4.4 Compatible Status Register

WSMS	ESS	ES	DWS	VPPS	R	R	R
7	6	5	4	3	2	1	0

CSR.7 = WRITE STATE MACHINE STATUS (WSMS)

1 = Ready

0 = Busy

WSMS bit must be checked to determine completion of an operation (Erase Suspend, Erase or Data Write) before the appropriate Status bit (ESS, ES or DWS) is checked for success.

NOTES:

CSR.6 = ERASE-SUSPEND STATUS (ESS)

1 = Erase Suspended

0 = Erase in Progress/Completed

CSR.5 = ERASE STATUS (ES)

1 = Error in Block Erasure

0 = Successful Block Erase

CSR.4 = DATA-WRITE STATUS (DWS)

1 = Error in Data Write

0 = Data Write Successful

CSR.3 = Vpp STATUS (VPPS)

 $1 = \dot{V}_{pp}$  Low Detect, Operation Abort

 $0 = V_{pp} OK$ 

If DWS and ES are set to "1" during an erase attempt, an improper command sequence was entered. Clear the CSR and attempt the operation

anain

The VPPS bit, unlike an A/D converter, does not provide continuous indication of  $V_{pp}$  level. The WSM interrogates  $V_{pp}$  level only after the Data Write or Erase command sequences have been entered, and informs the system if  $V_{pp}$  has not been switched on. VPPS is not guaranteed to report accurate feedback between  $V_{ppL}$  and  $V_{ppL}$ .

CSR.2-0 = RESERVED FOR FUTURE EXHANCEMENTS

These bits are reserved for future use and should be masked out when polling the CSR.

## 5.0 2M FLASH MEMORY SOFTWARE ALGORITHMS

## 5.1 Overview

With the advanced Command User Interface, its Performance Enhancement commands and Status Registers, the software code required to perform a given operation may become more intensive but it will result in much higher write/erase performance compared with current flash memory architectures.

The software flowcharts describing how a given operation proceeds are shown here. Figures 5-1 through 5-3 depict flowcharts using the 2nd generation flash device in the LH28F008SA-compatible mode. Figures 5-4 through 5-9 depict flowcharts using the 2nd generation flash device's performance enhancement commands mode.

When the device power-up or reset is completed, all blocks come up locked. Therefore, Byte Write, Two Byte Serial Write and Block Erase can not be performed in each block. However, at that time, Erase All Unlocked Block is performed normally, if used, and reflect actual lock status, also the unlocked block data is erased. When the device power-up or reset is completed, Set Write Protect command must be written to reflect actual block lock status.

Reset Write Protect command must be written before Write Block Lock command. To reflect actual block lock status, Set Write Protect command is succeeded.

The Compatible Status Register (CSR) is used to determine which blocks are locked. In order to see Lock Status of certain block, a Byte Write command (WA=Block Address, WD=FFH) is written to the CUI, after issuing Set Write Protect command. If CSR7, CSR5 and CSR4 (WSMS, ES and DWS) are set to "1"s, the block is locked (ICSR7 is set to "1", the block is not locked.

Reset Write Protect command enables Write/Erase operation to each block.

In the case of Block Erase is performed, the block lock information is also erased. Block Lock command and Set Write Protect command must be written to prohibit Write/Erase operation to each block.

There are unassigned commands. It is not recommended that the customer use any command other than the valid commands specified in Chapter 4 "Command Bus Definitions". Sharp reserved the right to redefine these codes for future functions.

# 5.2 2M Flash Memory Algorithm Flowcharts

The following flowcharts describe the 2nd generation flash device modes of operation:

	Byte Writes with Compatible Status Register
Figure 5-1	Block Erase with Compatible Status Register
Figure 5-2	Block Erase with Compatible Status Register
Figure 5-3	Erase Suspend to Read Array with Compatible Status Register
Figure 5-4	Block Locking
Figure 5-5	Updating Data in a Locked Block
Figure 5-6	Two-Byte Serial Writes with Compatible Status Registers
Figure 5-7	Erase All Unlocked Blocks with Compatible Status Registers
Figure 5-8	Set Write Protect
Figure 5-9	Reset Write Protect
3	
	•
*	




Figure 5-1. Byte Writes with Compatible Status Register




Figure 5-2. Block Erase with Compatible Status Register




Figure 5-3. Erase Suspend to Read Array with Compatible Status Register




Figure 5-4. Block Locking




Figure 5-5. Updating Data in a Locked Block




Figure 5-6. Two-Byte Serial Writes with Compatible Status Registers






Figure 5-7. Erase All Unlocked Blocks with Compatible Status Registers





#### 6.0 **ELECTRICAL SPECIFICATIONS**

#### 6.1 Absolute Maximum Ratings\*

Temperature Under Bias ...... 0°C to + 80°C Storage Temperature ...... - 65°C to + 125°C

\*WARNING: Stressing the device beyond the "Absolute Maximum Fatings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

Symbol	Parameter	Notes	Min	Max	Units	Test Conditions
TA	Operating Temperature, Commercial	1 ,	0	70	.c	Ambient Temperature
Vcc	V <sub>CC</sub> with Respect to GND	2	- 0.2	7.0	ν	
VPP	VPP Supply Voltage with Respect to GND	2	- 0.2	7.0	٧	
٧	Voltage on any Pin (except V <sub>CC</sub> , V <sub>PP</sub> ) with Respect to GND	2	- 0.5	Vcc +0.5	٧	
1	Current into any Non-Supply Pin			± 30	mA,	177
lout	Output Short Circuit Current	3		100	A A	

## NOTES:

1. Operating temperature is for commercial product defined by this specification

2. Minimum DC voltage is - 0.5V on input/output pins. During transitions, this level pay undershoot to - 2.0V for periods < 20 ns. Maximum DC voltage on input/output pins is  $V_{cc} + 0.5V$  which, during a nsiltions, may overshoot to  $V_{cc} + 2.0V$  for periods < 20 ns. 3. Output shorted for no more than one second. No more than one output shorted at a time.

out shorted at a time.

## 6.2 Capacitance

6.2 Cap	5.2 Capacitance								
Symbol	Parameter	Note	Тур	Max	Units	Test Conditions			
CIN	Capacitance Litoking into an Address Sontrol Pin	1	7	10	pF	T <sub>A</sub> = 25°C, f = 1.0 MHz			
Cour	Capacitance Looking into an Output Pin	1	9	12	pF	T <sub>A</sub> = 25°C, f = 1.0 MHz			
	Load Capacitance Driven by Outputs for Timing Specifications	1		50	pF	For V <sub>CC</sub> = 3.3V ± 0.3V			
*	Equivalent Testing Load Circuit Vcc ± 10%			2.5	ns	50Ω transmission line delay			

1. Sampled, not 100% tested.

## 6.3 Timing Nomenclature

For 3.3V systems use 1.5V cross point definitions.

Each timing parameter consists of 5 characters. Some common examples are defined below:

 $t_{ce} = t_{e,qv}$  time(t) from CE# (E) going low (L) to the outputs (Q) becoming valid (V)

 $t_{\text{OE}} = t_{\text{OLOV}} \text{ time(t) from OE# (G) going low (L) to the outputs (Q) becoming valid (V)}^{\dagger}$ 

t<sub>acc</sub> t<sub>avov</sub> time(t) from address (A) valid (V) to the outputs (Q) becoming valid (V)

 $t_{AS} = t_{AVWH} \text{ time(1) from address (A) valid (V) to WE# (W) going high (H)}$ 

 $t_{DH} = t_{WHDX} time(t)$  from WE# (W) going high (H) to when the data (D) can become undefined (X)

	Pin Characters		Pin States
A	Address Inputs	Н	High
D	Data Inputs	L	Low 2
Q	Data Outputs	V	Valid
Ε	CE# (Chip Enable)	Х	Driven, but for resessarily valid
G	OE# (Output Enable)	Z	High Imperance
W	WE# (Write Enable)		
٧	Any Voltage Level		<b>Y</b>
3V	V <sub>CC</sub> at 3.0V Minimum		
	<u> </u>	S.	
~ <sup>5</sup>			•




Figure 4. Transient Input/Output Reference Waveform ( $V_{cc} = 3.3V$ )




Figure 5. Transient Equivalent Testing Load Circuit (V = 3.3V)

## 6.4 DC Characteristics

 $V_{cc} = 3.3V \pm 0.3V$ ,  $T_A = 0$ °C to + 70°C

Symbol	Parameter	Notes	Min	Тур	Max	Units	Test Conditions
ItL	Input Load Current	1			± 1	μA	V <sub>CC</sub> = V <sub>CC</sub> Max, V <sub>IN</sub> = V <sub>CC</sub> or GND
ILO	Output Leakage Current	1			± 10	μА	V <sub>CC</sub> = V <sub>CC</sub> Max, V <sub>IN</sub> = V <sub>CC</sub> or GND
lccs	V <sub>CC</sub> Standby Current				80	Αц	V <sub>CC</sub> = V <sub>CC</sub> Max, CE# = V <sub>CC</sub> ± 0.2V
		1,4		0.3	4	mA	V <sub>CC</sub> = V <sub>CC</sub> Max, CE# = V <sub>IH</sub>
ICCR1	V <sub>CC</sub> Read Current	1,3,4			35	mA	$V_{CC} = V_{CC}$ Max, CMOS: CE# = GND ± 0.2V Inputs = GND ± 0.2V or $V_{CC}$ ± 0.2V. TTL: CE# = $V_{IL}$ , Inputs = $V_{IL}$ or $V_{IH}$ , f = 10 MHz, $I_{OUT}$ = 0 m
Iccn2	V <sub>CC</sub> Read Current	1,3,4		10	20	mA .	V <sub>CC</sub> = V <sub>CC</sub> Max CMOS; CE# E GND ± 0.2V, Inputs = GND ± 0.2V or V <sub>CC</sub> ± 0.2V, U: CE# = V <sub>IL</sub> Inputs = V <sub>IL</sub> or V <sub>IH</sub> , f = 5 MHz, I <sub>OUT</sub> = 0 mA
lccw	V <sub>CC</sub> Write Current	1		8	18	mA	Byte/Two-Byte Serial Write in Progress
ICCE	V <sub>CC</sub> Block Erase Current	1		· d	12	mA	Block Erase in Progress
ICCES	V <sub>CC</sub> Erase Suspend Current	12		3	6	mA	CE# =V <sub>IH</sub> Block Erase Suspended
IPPS	V <sub>PP</sub> Standby Current	1			± 10	μΑ	V <sub>PP</sub> ≤ V <sub>CC</sub>

## DC Characteristics (Continued)

 $V_{cc} = 3.3V \pm 0.3V$ ,  $T_{A} = 0^{\circ}C$  to + 70°C

Symbol	Parameter	Notes	Min	Тур	Max	Units	Test Conditions
IPPR	Vpp Read Current	1			200	μA	VPP > VCC
IPPW	V <sub>PP</sub> Write Current	1		15	35	mA	V <sub>PP</sub> ≃ V <sub>PPH</sub> , Byte/Two-Byte Serial Write in Progress
IPPE	V <sub>PP</sub> Erase Current	1		20	40	mA	Vpp = Vppн, Block Erase in Progress
IPPES	V <sub>PP</sub> Erase Suspend Current	1	·		200	μА	V <sub>PP</sub> = V <sub>PPH</sub> , Block Erase Suspended
VIL	Input Low Voltage		- 0.3		0.8	V	
VIH	Input High Voltage		2.0		V <sub>CC</sub> + 0.3	٧	
V <sub>OL</sub>	Output Low Voltage		<del>-</del>		0.4	٧	Vcc = Vcc Min and lot = 4 mA
V <sub>OH</sub> 1	Output High Voltage		2.4			٧	IOH = 2 ma Vcc = Vcc Min
V <sub>OH</sub> 2			V <sub>CC</sub> - 0.2			×	loнs - 100 μA Vcc = Vcc Min
VppL	V <sub>PP</sub> during Normal Operations		0.0		5.5	V	
VPPH	Vpp during Write/ Erase Operations		4.5	5.0	5.5	٧	
V <sub>LKO</sub>	V <sub>CC</sub> Erase/Write Lock Voltage		1			>	

## NOTES:

NOTES:
 All currents are in RMS unless otherwise noted. Typical values at V<sub>cc</sub> = 3.3V, V<sub>pp</sub> = 5.0V, T = 25°C.
 I<sub>ccs</sub> is specified with the device de-selected. If the device is read while in erase suspend mode, current draw is the sum of I<sub>ccs</sub> and I<sub>ccs</sub>.
 Automatic Power Saving (ASS) reduces I<sub>ccs</sub> to less than 4 mA in Static operation.
 CMOS Inputs are effect V<sub>cc</sub> = 0.2V or GND ± 0.2V. TTL Inputs are either V<sub>it</sub> or V<sub>it</sub>.

## 6.5 AC Characteristics - Read Only Operations(1)

 $V_{cc} \approx 3.3 \text{V} \pm 0.3 \text{V}$ ,  $T_{A} = 0^{\circ}\text{C}$  to  $\pm 70^{\circ}\text{C}$ 

Symbol	Parameter	Notes	Min	Max	Units
tavav	Read Cycle Time		120		ns
tavgl	Address Setup to OE# Going Low	3	0		ns
tavov	Address to Output Delay			120	ns
tELQV	CE# to Output Delay	2		120	ns
tGLQV	OE# to Output Delay	2		45	ns
tELQX	CE# to Output in Low Z	3	0		ns
tEHQZ	CE# to Output in High Z	3		50	ns
tGLQX	OE# to Output in Low Z	3	0		ns /
tghoz	OE# to Output in High Z	3		30	ns
t <sub>OH</sub>	Output Hold from Address, CE# or OE# Change, Whichever Occurs First	3	0		ns

## NOTES:

NOTES:

1. See AC Input/Output Reference Waveforms for timing measurements. Figure 4.

2. OE# may be delayed up to televal after the falling edge of CE# without impact on televal.

3. Sampled, not 100% tested.


28

## 6.5 AC Characteristics - Read Only Operations(1) (Continued)

 $V_{cc} = 2.85V \pm 0.15V$ ,  $T_A = 0^{\circ}C$  to  $-70^{\circ}C$ 

Symbol	Parameter	Notes	Min	Max	Units	
tavav	Read Cycle Time		160		ns	
tavgl	Address Setup to OE# Going Low	3	, 0		ns	
tavov	Address to Output Delay			160	ns	
t <sub>ELOV</sub>	CE# to Output Delay	2		160	ns	
tgLav	OE# to Output Delay	2		55	ns	
†ELQX	CE# to Output in Low Z	3	0		ns	
t <sub>EHQZ</sub>	CE# to Output in High Z	3		60	ns	
tGLQX	OE# to Output in Low Z	3	0		ns	
tghoz	OE# to Output in High Z	3		50	ns	
tон	Output Hold from Address, CE# or OE# Change,	3	0	4	ris	
2. OE# may	Input/Output Reference Waveforms for timing measurements, for be delayed up to t <sub>ELOV</sub> - t <sub>GLOV</sub> after the falling edge of CE# with the total not 100% tested.	Figure 4. out impact on	1		<u> </u>	
1. See AC ! 2. OE# may	Input/Output Reference Waveforms for timing measurements, for the falling edge of CE# with	Figure 4. out impact on	1		<u></u>	
1. See AC ! 2. OE# may	Input/Output Reference Waveforms for timing measurements, for the falling edge of CE# with	rigure 4. out impact on	<u>~</u> 1		·	
1. See AC ! 2. OE# may	Input/Output Reference Waveforms for timing measurements, for the falling edge of CE# with a not 100% tested.	Figure 4.	1			

1



## 6.6 Power-Up and Reset Timings




Figure 7.  $V_{cc}$  Power-Up and Reset Waveforms

Symbol	Parameter	Note	Min	Max	Unit	
1470	WE# Low to V <sub>CC</sub> at 3.0V Minimum	1	5		μs	
tavov	Address Valid to Data Valid for V <sub>CC</sub> = 3.3V ± 0.3V	2		120	ns	
t <sub>PHOV</sub> WE# High to Data Valid for V <sub>CC</sub> = 3.3V ± 0.3V		2		620	ns	
telas	CE# Setup to WE# Going Low		100		ns	
tGLRS	OE# Setup to WE# Going Low		100		ns	
t <sub>EHRS</sub>	CE# Hold from WE# Going High		100		ns	
tghas	OE# Hold from WE# Going High		100	]	ns	

## NOTES:

CE# and OE# are switched low after Power-Up.

- 1. Chip reset is enabled when the low state of all CE#, OE# and WE# exceeds 5  $\mu$ s. Especially when you will power on the chip, excute an above chip reset sequence for a protection from noise.
- 2. These values are shown for 3.3V  $V_{\rm cc}$  operation. Refer to the AC Characteristics Read Only Operations also.

## 6.7 AC Characteristics for WE# - Controlled Command Write Operations(1)


 $V_{cc} = 3.3 \pm 0.3 V$ ,  $T_A = 0^{\circ}C$  to  $+ 70^{\circ}C$ 

Symbol	Parameter	Notes	Min	Тур	Max	Unit
tavav	Write Cycle Time		120			ns
typwh	V <sub>PP</sub> Setup to WE# Going High	3	100			ns
telwL	CE# Setup to WE# Going Low		10			ns
tavwh	Address Setup to WE# Going High	2,6	100			ns
tovwh	Data Setup to WE# Going High	2,6	100			ns
twLWH	WE# Pulse Width		100			ns
twhox	Data Hold from WE# High	2	5			ns
twhax	Address Hold from WE# High	2	5			ns
twhEH	CE# Hold from WE# High		5			ns
twHWL	WE# Pulse Width High		60			ns
tghwl	Read Recovery before Write		0 ~		1	ns
twhGL	Write Recovery before Read		. 95	77		ns
tovvl	V <sub>PP</sub> Hold from Valid Status Register Data		d			μs
twhov1	Duration of Byte Write Operation	4,5	8	20		μs
twnqv2	Duration of Block Erase Operation	4	0.3			s

## NOTES:

- 1. Read timing during write and erase are the same as for normal
- 2. Refer to command definition tables for valid address and
- 3. Sampled, but not 100% tested.
- 4. Write/Erase durations are measured to valid Status Register (CSR) Data.5. Byte write operations are typically performed with 1 dogramming Pulse.
- 6. Address and Data are latched on the rising edge of WE# for all Command Write operations.





33

## 6.8 AC Characteristics for CE# - Controlled Command Write Operations(1)

 $V_{cc} = 3.3V \pm 0.3V$ ,  $T_{A} = 0^{\circ}C$  to + 70 $^{\circ}C$ 

Symbol	Parameter	Notes	Min	Тур	Max	Unit
TAVAV	Write Cycle Time		120			ns
tvpeh	V <sub>PP</sub> Setup to CE# Going High	3	100			ns
twiel	WE# Setup to CE# Going Low		0			ns
taveh	Address Setup to CE# Going High	2,6	100			ns
toveh	Data Setup to CE# Going High	2.6	100			ns
<sup>t</sup> ELEH	CE# Pulse Width		100			ns
tEHDX	Data Hold from CE# High	2	5			ns
t <sub>EHAX</sub>	Address Hold from CE# High	2	5			ns
<sup>†</sup> EHWH	WE# Hold from CE# High		5		*	ns
tehel.	CE# Pulse Width High		60	1	مستر	ns
tGHEL .	Read Recovery before Write		0			ns
t <sub>EHGL</sub>	Write Recovery before Read		. 95	77		ns
tavvl	VPP Hold from Valid Status Register Data		8			μs
t <sub>EHQV</sub> 1	Duration of Byte Write Operation	4.5	8	20		μs
tEHQV2	Duration of Block Erase Operation	4	0.3			s

## NOTES:

- Read timing during write and erase are the same as for normal
   Refer to command definition tables for valid address and data.
- 3. Sampled, but not 100% tested.

- 4. Write/Erase durations are measured to valid Status Register (CSR) Data.
  5. Byte write operations are typically performed with 1 rogramming Pulse.
  6. Address and Data are latched on the rising edge of CE# for all Command Write Operations.




Figure 9. Alternate A Waveforms for Command Write Operations

35


## 6.9 Erase and Byte Write Performance

 $V_{cc} = 3.3V \pm 0.3V$ ,  $T_A = 0^{\circ}C$  to + 70°C


Symbol	Parameter	Notes	Min	Typ <sup>(1)</sup>	Max	Units	Test Conditions
twhRH1	Byte Write Time	2		20		μs	
twhRH2	Two-Byte Serial Write Time	2		34		μs .	
twnn+3	16KB Block Write Time	2		0.33	1.3	\$	Byte Write Mode
twnnh4	16KB Block Write Time	2		0.3	1.1	s	Two-Byte Serial Write Mode
	Block Erase Time (16KB)	2		0.8	10	s	
	Full Chip Erase Time	2,3		9-15		S	W. M. C.


## NOTES:


- 1. 25°C, V<sub>pp</sub> = 5.0V. 2. Excludes System-Level Overhead.
- 3. Depends on the number of protected blocks.











注記 :マガジン(スリーブ)両側のストッパーは、ゴムストッパーとする。

指示無き寸法公差は全て±0.4mmとする。

NOTES: Stopper which is set at the both ends of magazine (sleeve)

is made of rubber.

All tolerances are ±0.4mm unless otherwise specified.


名称	備考
NAME   SOP32SPK-A2	NOTE
DRAWING NO. CV654 UNIT mm	



EMBOSS TAPING TYPE (E2)


IC TAPING DIRECTION

THE DRAWING DIRECTION OF TAPE




INDEX OF IC PACKAGE (Indicate the NO.1 pin of IC package)


LEADER SIDE AND END SIDE OF TAPE



# SHARP RO. 3UT 3.3 #8:<u>3</u> 14.2 -8:3 75 = 8: 3 28.4 \$3:3 32.0 18:3 20.9







PKG	W (mm)	L (mm)	REEL NUMBER
SOP14-P-225	16.4	ø 8 0	ECR16
SOP16-P-225	77	*	"
SOP24-P-450	24.4	"	ECR24
SOP28-P-450	"	*	"
SOP32-P-525	32.4	φ100	ECR32
SOP44-P-600	44.8	φ100	ECR44-H

名称   NAME	REEL	FOR	EMBOSS	CARRIER	TAP	ING	備考 NOTE
		•		単位			1
DRAWIN	G NO.	¦ (	CV521	UNIT	ł	mm	