
Am7968/Am7969

#### DISTINCTIVE CHARACTERISTICS


- Parallel TTL bus interface
  - Eight Data and four Command Pins
  - or nine Data and three Command Pins
  - or ten Data and two Command Pins
- Transparent synchronous serial link
  - +5 V ECL Serial I/O
  - AC or DC coupled
  - NRZI 4B/5B, 5B/6B encoding/decoding
- · Drive coaxial cable or twisted pair directly
- Easy interface with fiber optic data links
- 32-100 Mbps (4-12.5 Mbytes/sec) data throughput
  - Asynchronous input using STRB/ACK
- Automatic MUX/DEMUX of Data and Command
- Cascadable for larger bus widths
- Complete on-chip PLL, Crystal Oscillator
- Single +5 V supply operation
- 28-pin PLCC, LCC or DIP

## **BLOCK DIAGRAMS**

#### **Am7968 TAXIchip Transmitter**



#### Am7969 TAXIchip Receiver



Note: N can be 8, 9, or 10 bits
Total of N + M = 12
TAXIchip is a trademark of Advanced Micro Devices, Inc.

9000-1305

Publication # Rev. Amendment C /0 Issue Date: May 1989

ADV MICRO (TELECOM)


28E D 🖿 0257527 0029949 5 💌

**GENERAL DESCRIPTION** 

T-75-37-05

The Am7968 TAXIchip Transmitter and Am7969 TAXIchip Receiver Chipset is a general-purpose interface for very high-speed (4-12.5 Mbytes/sec, 40-125 Mbaud serially) point-to-point communications over coaxial or fiber-optic media. TAXIs emulate a pseudo-parallel register. They load data into one side and output it on the other, except in this case, the "other" side is separated by a long serial link.


The speed of a TAXIchip system is adjustable over a range of frequencies, with parallel bus transfer rates of 4 Mbytes/sec at the low end, and up to 12.5 Mbytes/sec at the high end. The TAXIchip's flexible bus interface scheme accepts bytes that are either 8, 9, or 10 bits wide. Multiple TAXIs can also be cascaded to accomodate a wider data bus. Byte transfers can be Data or Command signalling.



#### **Standard Products**

AMD products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Package Type
- d. Temperature Range
- e. Optional Processing



**Valid Combinations** AM7968-125 PC, PCB, DC, DCB, JC AM7969-125 AM7968-C125 PC, DC, JC

#### NOTICE

SEE ORDER OF DATA FOR ERRATA INFORMATION

#### **Valid Combinations**

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.


## ORDERING INFORMATION (Cont'd.)

T-75-37-05

#### **APL Products**

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL

- products is formed by a combination of: a. Device Number
  - b. Speed Option (if applicable)
  - c. Device Class
  - d. Package Type
  - e. Lead Finish



Valid Combinations				
AM7968-125	/BXA, /B3A			
AM7969-125	/DAA, /D3A			

#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

#### **Group A Tests**

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

#### PIN DESCRIPTION

T-75-37-05

#### **Am7968 TAXIchip Transmitter**

#### Parallel Data in (TTL inputs) Dio - Diz.

These eight inputs accept parallel data from the host system, to be latched, encoded and transmitted.

#### DI<sub>8</sub>/Cl<sub>3</sub> Parallel Data (8) In or Command (3) In (TTL Input)

Dla/Cl3 input is either Data or Command, depending upon the state of DMS.

# Parallel Data (9) In or Command (2) In (TTL

Dlg/Cl2 input is either Data or Command, depending upon the state of DMS.

#### Clo - Cl Parallel Command In (TTL Inputs)

These two inputs accept parallel command information from the host system. If one or more command bits are logic "1", the command bit pattern is latched, encoded, and transmitted in place of any pattern on the Data inputs.

#### STRB Input Strobe Signal (TTL Input)

A rising edge on the STRB input causes the Data (DIO - DIo) or the Command (Clo-Cl3) inputs to be latched into the Am7968 Transmitter. The STRB signal is normally taken LOW, after ACK has risen.

#### Input-Strobe Acknowledge (TTL Output) ACK

The rising edge of ACK signifies that the Am7968 is ready to accept new Data and Command. The timing of ACK's response to STRB depends on the condition of the Input Latch (in a given CLK cycle) and on the Transmitter's operating mode (Local or Cascade).

In Local mode, if the Input Latch is empty, data is immediately stored and ACK closely follows STRB. If the Input Latch contains previously stored data when STRB is asserted, ACK is delayed until the next falling edge of CLK . Note that for ACK to rise STRB must remain HIGH for both of the above conditions.

If STRB is asserted when in Cascade mode, ACK will stay LOW until Sync is detected in the Shifter. The rising edge of ACK signifies that all Cascaded data has propagated downstream.

#### SERIN Serial Data In (ECL Input)

The SERIN input accepts ECL voltage swings, which are referenced to +5.0 V. SERIN data passes into the internal Shifter and allows one Am7968 Transmitter to be cascaded with another, SERIN directly connects to another Am7968 Transmitter's SEROUT+ output. This pin has an internal pull-down resistor and is interpreted as a logic "0" when left unconnected.

#### SEROUT+, SEROUT-**Differential Serial Data Out** (Differential Open Emitter ECL **Outputs**)

These differential ECL outputs generate data at ECL voltage levels referenced to +5.0 V. When connected to appropriate pull down resistors, they are capable of driving  $50-\Omega$  terminated lines, either directly or through isolating

#### **Crystal Oscillator Inputs (Inputs)** X<sub>1</sub>, X<sub>2</sub>

These two crystal input pins connect to an oscillator which operates at the fundamental frequency of a parallel

resonant crystal. The byte rate matches the crystal frequency.

Alternatively,  $X_1$  can be driven by an external TTL frequency source. In multiple TAXI systems this external source could be another Am7968's CLK output.

#### Data Mode Select (Input) DMS

Data Mode Select input determines the Data pattern width. When it is wired to GND, the Am7968 Transmitter will assume Data to be eight bits wide, with four bits of Command. When it is wired to  $V_{CC}$ , the Am7968 Transmitter will assume Data to be nine bits wide, with three bits of Command. If DMS is left floating (or terminated to 1/2 VCC), the Am7968 will assume Data to be ten bits wide, with two bits of Command.

#### CLS Cascade/Local Select (Input)

Cascade/Local Select input determines the mode of operation. When it is wired to VCC, the Am7968 Transmitter is in Cascade mode and should be connected to another Am7968 Transmitter. In Cascade mode the Am7968 will output NRZ data instead of NRZI data, and will disable its CLK output. When CLS is wired to GND, the Am7968 Transmitter assumes a Local mode connection to the media. It will output NRZI encoded data, and will enable its CLK output driver.

When this input is left unconnected, it floats to an intermediate level which puts the Am7968 Transmitter into its test mode. In Test mode, the internal clock multiplier is switched out, and the internal logic is clocked directly from the CLK pin. Test mode is included to ease Automatic Test Equipment (A.T.E.) testing by making the internal logic of the TAXI synchronous to the external clock instead of the internal PLL. Cascade operation is available in commercial temperature range parts only.

#### Clock (TTL I/O)

CLK is an I/O pin that supplies the byte-rate clock reference to drive all internal logic and to synchronize cascaded Am7968 Transmitters. When CLS is connected to ground (Local mode), CLK is enabled as a free-running (byte rate) clock output which runs at the Crystal Oscillator frequency: this output can be used to drive the X1 input of TAXIchip Receivers or the CLK input of other Am7968s which are in Cascade mode. When CLS is connected to VCC (Cascade mode), the CLK pin acts as an input reference for the internal PLL clock multiplier, and a synchronizing reference for cascaded Am7968 Transmitters. In Test mode CLK. becomes a 'bit rate' input.

#### PLL RESET (Input)

This pin is normally left open, but can be momentarily grounded to force the internal PLL to reactivate lock. This allows for correction in the unlikely occurrence of PLL lockup on application of power.

V<sub>CC1</sub>, V<sub>CC2</sub>, V<sub>CC3</sub> Power Supply V<sub>CC1</sub>, V<sub>CC2</sub> and V<sub>CC3</sub> are +5.0 volt nominal power supply pins. V<sub>CC1</sub> powers TTL, V<sub>CC2</sub> powers ECL and V<sub>CC3</sub> powers Logic and Analog circuitry.

#### GND<sub>1</sub>, GND<sub>2</sub> Ground Pins

GND1 is a TTL Ground and GND2 is Logic and Analog Ground.

## PIN DESCRIPTION (Cont'd.)

T-75-37-05

#### Am7969 TAXIchip Receiver

#### DO<sub>0</sub> - DO<sub>7</sub> Parallel Data Out (TTL Outputs)

These eight outputs reflect the most recent valid Data received by the Am7969 Receiver.

# DO<sub>8</sub>/CO<sub>3</sub> Parallel Data (8) Out or Command (3) Out (TTL Output)

DO8/CO3 output will be either a Data or Command bit, depending upon the state of DMS.

# DO<sub>9</sub>/CO<sub>2</sub> Parallel Data (9) Out or Command (2) Out (TTL Output)

DOg/CO2 output will be either a Data or Command bit, depending upon the state of DMS.

## CO<sub>0</sub> - CO<sub>1</sub> Parallel Command Out (TTL Output)

These two outputs reflect the most recent valid Command data received by the Am7969 Receiver.

#### DSTRB Output Data Strobe (TTL Output)

The rising edge of this output signals the presence of new Data on the  $DO_0 - DO_9$  lines. Data is valid just before the rising edge of *DSTRB* 

#### CSTRB Command Data Strobe (TTL Output)

The rising edge of this output signals the presence of new Command data on the  $CO_0 - CO_3$  lines. Command bits are valid just before the rising edge of CSTRB.

#### VLTN Violation (TTL Output)

The rising edge of this output indicates that a transmission error has been detected. It changes state at the same time  $DO_i$  or  $CO_i$  change and will be followed by either DSTRB or CSTRB. This pin goes LOW when the next valid byte is decoded.

#### IGM I-Got-Mine (TTL Output)

This pin signals cascaded Am7969 Receivers that their upstream neighbor has captured its assigned data byte. *IGM* falls at the mid-byte point, when the first half of a sync byte is detected in the Shifter. It rises when, at the mid-byte point, it detects a non-sync pattern. During Local mode operation the *IGM* signal is undefined.

#### CLK Clock (TTL Output)

This is a free-running clock output which runs at the byte rate, and is synchronous with the serial transfer rate. It falls at the time that the Decoder Latch is loaded from the Shifter, and rises at mid-byte. The *CLK* output of the Receiver is not suitable as a frequency source for another TAXI Transmitter or Receiver. It is intended to be used by the host system as a clock synchronous with the received data.

#### CNB Catch Next Byte Input (TTL Input)

This input controls the Cascade mode on the Am7969 Receiver. If this input is connected to the CLK output, the

Receiver will be in the Local mode, and each received byte will be captured, decoded and latched to the outputs.

If the CNB input is HIGH, it allows the Am7969 Receiver to capture the first byte after a sync. The Am7969 Receiver will wait for another sync before latching the data out, and capturing another. If CNB is toggled LOW, it will react as if it had decoded a sync byte.

In Cascade mode, CNB input is typically connected to an upstream Am7969's IGM output. The first Am7969 Receiver in line will have its CNB input connected to VCC.

# SERIN+, SERIN- Differential Serial Data in (ECL Inputs) Data is shifted serially into the Shifter. The SERIN+ and SERIN- differential ECL inputs accept ECL voltage swings, which are referenced to +5.0 V. When Serin- is grounded, the Am7969 is put into Test Mode; Serin+ becomes a single-ended ECL input, the PLL clock generator is bypassed, and X1 determines the bit rate (rather than the byte rate). Both pins have internal pull down resistors which cause unterminated inputs to stay low.

#### X<sub>1</sub>, X<sub>2</sub> Crystal Oscillator Inputs (Inputs)

These two crystal input pins connect to an oscillator which oscillates at the fundamental frequency of a parallel resonant crystal (byte rate). Alternatively,  $X_1$  can be driven by an external frequency source. In multiple TAXI systems, this external source could be another Transmitter's *CLK* output or an external TTL frequency source.

#### DMS Data Mode Select (Input)

DMS selects the Data pattern width. When it is wired to GND, the Am7969 Receiver will assume Data to be eight bits wide, with four bits of Command. When it is wired to VCC, the Am7969 Receiver will assume Data to be nine bits wide, with three bits of Command. If DMS is left floating (or terminated to 1/2 VCC), the Am7969 Receiver will assume Data to be ten bits wide, with two bits of Command.

#### RESET PLL RESET (Input)

This pin is normally left open, but can be momentarily grounded to force the internal PLL to reachieve lock to  $X_1$ . This allows for correction in the unlikely occurrence of PLL lockup on application of power.

#### V<sub>CC1</sub>, V<sub>CC2</sub> Power Supply

 $V_{CC1}$  and  $V_{CC2}$  are  $\pm 5.0$  volt nominal power supply pins.  $V_{CC1}$  powers TTL, and  $V_{CC2}$  powers Logic and Analog circuitry.

#### GND<sub>1</sub>, GND<sub>2</sub> Ground

 $GND_T$  is a TTL Ground,  $GND_2$  is a Logic and Analog Ground.

## **FUNCTIONAL DESCRIPTION**

#### **System Configuration**

The TAXIchip system (see Block Diagrams and Figure 2) has two main configurations, Local mode and Cascade mode (Figures 3 & 4). In the Local mode, each Transmitter/Receiver pair is connected by a separate high-speed serial link. In the Cascade mode, one high-speed serial link is shared by several TAXI pairs.

In either mode, the Am7968 Transmitter accepts inputs from a sending host system using a simple STRB/ACK handshake. Parallel bits are saved by the Am7968's input latch on the

rising edge of a STRB input. The input latch can be updated on every CLK cycle; if it still contains previously stored data when a second STRB pulse arrives, Data is stored in the input latch, delaying the second ACK response until the next CLK cycle.

The inputs to an Am7968 Transmitter can be either Data or Command and may originate from two different parts of the host system. A byte cycle may contain Data or Command, but not both. Data represents the normal data channel message traffic between host systems. Commands can come from a communication control section of the host system. Commands

occur at a relatively infrequent rate but have priority over Data. Examples include communication specific commands such as REQUEST-TO-SEND or CLEAR-TO-SEND; or application specific commands such as MESSAGE-ADDRESS-FOLLOWS, MESSAGE-TYPE-FOLLOWS, INITIALIZE YOUR SYSTEM, ERROR, RETRANSMIT, HALT, etc.

The Am7968 Transmitter switches between Data and Command by examining Command input patterns. All 0's on Command input pins cause information on the Am7968's Data input pins to be latched into the device on the rising edge of STRB. All other Command patterns cause a Command symbol to be sent in response to an input strobe. The pattern on the Data inputs is ignored when a Command symbol is sent. In either case, if there is no STRB before the next byte boundary, a Sync symbol will be transmitted. The Sync pattern maintains link synchronism and provides an adequate signal transition density to keep the Receiver Phase-Locked-Loop (PLL) circuits in lock. It was chosen for its unique pattern which never occurs in any Data or Command messages. This feature allows Sync to be used to establish byte boundaries,

The Sync pattern utilized by TAXIchips keeps the automatic gain control (AGC) fiber-optic transceiver circuits in their normal range because the pattern has zero DC offset.

The Am7969 Receiver detects the difference between Data and Command patterns and routes each to the proper Output Latch. When a new Data pattern is captured by the output latch, DSTRB is pulsed and Command information remains unchanged. If a Command pattern is sent to the output latch or if Sync is received, CSTRB is pulsed and Data outputs remain in their previous state. Reception of a Sync pattern clears the Command outputs to all 0's, since Sync is a legal command.

Noise-induced bit errors can distort transmitted bit patterns. The Am7969 Receiver logic detects most noise-induced transmission errors. Invalid bit patterns are recognized and indicated by the assertion of the violation (VLTN) output pin. This signal rises to a logic "1" state at the same time that Data or Command outputs change and remains HIGH until a valid pattern is detected by the Data Decoder. The error detection method used in the Receiver cannot identify bit errors which transform one valid Command or Data pattern to another. Fault-sensitive systems should use additional error checking mechanisms to guarantee message integrity.

#### Am7968 Transmitter

The Transmitter can accept messages from either of two sources: parallel input pins (Command or Data) or the SERIN input. The device will send data which appears on its SERIN pin only if there is no new parallel information to be sent (evident by lack of strobe). This single-ended ECL input is Intended to be left open or connected to the SEROUT+ pin of another TAXI Transmitter (see Cascade Mode). Once latched into an Am7968, a parallel message is encoded, serialized, and shifted out to the serial link. The idle time between transmitted bytes is filled with Sync bytes.

#### Am7959 Receiver

Receivers accept differential signals on the SERIN+/SERINinput pins. This information, previously encoded by an Am7968 Transmitter, is loaded into a decoder.

When serial patterns are received, they are decoded and routed to the appropriate outputs. If the received message is a Command, it is stored in the output latch, appears at the Command output pins, and CSTRB is pulsed; Data output pins continue holding the last Data byte and DSTRB stays inactive. If a Data message follows the reception of a Command, Command output pins continue holding the previous Command byte and CSTRB stays inactive. The command outputs will retain their states until another Command signal is received (Sync is considered to be a valid command which, when decoded, sets Command outputs to "0" and issues a resulting CSTRB ).

#### Byte Width

T-75-37-05

TAXIchips have twelve parallel interface pins which are designated to carry either Command or Data bits. The Data Mode Select (DMS) pin on each chip can be set to select one of three modes of operation: eight Data and four Command bits, nine Data and three Command, or ten Data and two Command. This allows the system designer to select the bytewidth which best suits system needs.

#### Am7968 Encoder/Am7969 Decoder

To guarantee that the Am7969's PLL can stay locked onto an incoming bit stream, the data encoding scheme must provide an adequate number of transitions in each data pattern. This implies a limit on the maximum time allowed between transitions. The TAXIchip encoding scheme is based on the ANSI X3T9.5 (FDDI) committee's 4-bit/5-bit (4B/5B) code.

An ANSI X3T9.5 system uses an 8-bit parallel data pattern. This pattern is divided into two 4-bit nibbles which are each encoded into a 5-bit symbol. Of the thirty-two patterns possible with these five bits, sixteen are chosen to represent the sixteen input Data patterns. Some of the others are used as Command symbols. Those remaining represent invalid patterns that fail either the run-length test or DC balance tests.

Transmitters in 8-bit mode use two 4B/5B encoders to encode eight Data bits into a 10-bit pattern. In 9-bit mode, Transmitters use one 5B/6B encoder and one 4B/5B encoder to code nine Data bits into an 11-bit pattern. In 10-bit mode, two 5B/6B encoders are used to change ten bits of Data into a 12-bit pattern. (See Tables 1 and 2 for encoding patterns).

The Am7968 Transmitter further encodes all symbols using NRZI (Non Return to Zero, Invert on ones). NRZI represents a "1" by a transition and a "0" by the lack of a transition. In this system a "1" can be a HIGH-to-LOW or LOW-to-HIGH transition. This combination of 4B/5B and NRZI encoding ensures at least two transitions per symbol and permits a maximum of three consecutive non-transition bit times. The Am7969 then uses the same method to decode incoming symbols so that the whole encoding/decoding process is transparent to the user.

Serially transmitted data patterns with this code will have the same average amount of HIGH and LOW times. This DC balance minimizes pattern-sensitive decoding errors which are caused by litter in AC-coupled systems.

#### **Operational Modes**

#### **Local Mode**

In this mode, a single Transmitter/Receiver pair is used to transfer 8, 9, or 10 bits of parallel Data over a private serial link. On the Am7968, CLS is tied to ground and SERIN is left open. The Am7969 Receiver continuously deserializes the incoming bit stream, decodes the resulting patterns, and saves parallel data at its output latches (see Figure 3).

Local mode provides the fastest potential parallel throughput because data can be transferred on every clock cycle. On the other hand, it is not necessary for the host to match the byte rate set by the Transmitter's crystal oscillator; the Am7968 automatically sends a Sync pattern during each clock cycle in which no new Data or Command messages are being trans-

During Local mode operation, the IGM signal is undefined.

## 2

#### Cascade Mode

For very wide parallel buses, TAXI's (commercial temperature parts only) can be Cascaded to send multiple-byte words over a single serial channel (see Figure 4). The primary Transmitter has its SEROUT± pins tied to the media (or an optical data link) and its SERIN pin is connected to the SEROUT+ pin of its upstream neighbor. This SERIN-/SEROUT+ connection is repeated for each subsequent Am7968 in the chain. CLS on the primary Transmitter is tied to ground, putting it in Local mode, and is connected to VCC on all other Am7968s in the chain, putting them in Cascade mode. The DMS pin must be tied to the same level on every TAXI, putting each of them in the same bit configuration (8 - , 9 - , or 10-bit mode). The CLK output of the primary Transmitter is tied to the CLK input pin of each upstream Am7968. The Am7969 Receivers all have their SERIN+ and SERIN- pins connected to the media (or an optical data link). IGM of each Am7969 is connected to CNB of its downstream neighbor or is left unconnected on the Receiver farthest downstream. CNB of the first Receiver is tied HIGH, making this device the only Receiver in the chain that can act on the first non-Sync pattern in a message (see below).

In a Cascaded system, all Transmitters simultaneously latch their message upon seeing a common *STRB*. Cascaded Transmitters must place at least one Sync between words. This is easily accomplished by using the *ACK* response from the Am7968 second from the media as a "ready" indication.

Each TAXIchip Receiver monitors the serial link and a special acknowledgement scheme is used to direct symbols into each of the Am7969s. When a Catch-Next-Byte (CNB) input is HIGH, the Receiver will capture the next non-Sync symbol from the serial link. At this point, the device forces its I-Got -Mine (IGM) pin HIGH to tell the downstream Receiver to capture the next symbol. The Receiver then waits for the Sync symbol or for its CNB to be set LOW before transferring the message to its output latch. IGM is forced LOW whenever a Sync byte is detected or when CNB goes LOW. This IGM-CNB exchange continues down the chain until the last Receiver captures its respective byte. The next byte to appear on the serial link will be a Sync symbol which is detected by all of the cascaded Am7969s. On the following Clock cycle their messages are transferred to the output latch of each device and sent to the receiving host. IGM pins on all Receivers are also set LOW when the first half of the Sync symbol is detected.

#### Unbalanced Cascade Operation

While Local and Cascade modes require an equal number of Receivers and Transmitters used in a link to be equal. Unbalanced operation allows unequal combinations of Transmitters and Receivers to be Cascaded; e.g., 2 Transmitters to 4 Receivers or

4 Transmitters to 1 Receiver, etc.

#### **Asynchronous Operation**

In Local mode, inputs to the Am7968 Transmitter Input Latch can be asynchronous to its internal clock. Data STRB will latch data into the Am7968 Transmitter and an internal clock will transfer the data to the Encoder Latch at the first byte boundary. Data can be entered at any rate less than the maximum transfer rate without regard to actual byte boundaries. Individual data events can be strobed into the Am7968 Transmitter at less than the byte transfer time, if the STRB/ACK protocol is observed.

In systems where Am7969 Receivers lose byte/symbol sync, and on power-up, internal logic detects this loss-re-acquisition of sync and modifies the *CLK* output. *CLK* output is actually a buffered version of the signal which controls Data transfers inside the Am7969 Receiver on byte boundaries. Byte boundaries move when the Am7969 Receiver loses, and re-acquires sync. To protect slave systems (which may use this output as a master clock) from having clocks which are too narrow, the

output logic will stretch an output when the output pulse would have been less than a byte-time long. The data being processed just prior to this re-acquisition of sync will be lost. The Sync symbol, and all subsequent data will be processed correctly.

#### **TAXI User Test Modes**

T-75-37-05

Cascade/Local Select (CLS) input can be used to force the Am7968 Transmitter into a Test mode. This will allow testing of the logic in the Latches, Encoder, and Shifter without having to first stabilize the PLL clock multiplier. If CLS is open or terminated to approximately  $V_{CC}/2$ , the internal  $V_{CO}$  is switched out and everything is clocked directly from the CLK input. This means that the serial output data rate will be at the byte Clock rate and not at 10X, 11X, or 12X, as is the case in normal operation.

Differential SERIN+/SERIN- inputs can be used to force the Am7969 Receiver into a Test mode. This will allow testing of the logic in the Latches, Decoder, and Shifter without having to first stabilize the PLLs. If SERIN- is tied to ground, the internal  $V_{\rm CO}$  is switched out and  $X_1$  becomes the internal bit rate clock. This means that the serial data rate will be at the crystal rate, not at 10X, 11X, or 12X, as is the case in normal operation. In this mode, SERIN+ becomes a single-ended serial data input with nominal 100K ECL threshold voltages (Referenced to +5 volts).

These switches make the parts determinate, synchronous systems, instead of statistical, asynchronous ones. An automatic test system will be able to clock each part through the functional test patterns at any rate or sequence that is convenient. After the logic has been verified, the part can be put back into the normal mode, and the PLL functions verified knowing that the rest of the chip is functional.

#### Oscillator

The Am7968 and Am7969 contain an inverting amplifier intended to form the basis of a parallel mode oscillator. In designing this oscillator, it is necessary to consider several factors related to the application.

The first consideration is the desired frequency accuracy. This may be subdivided into several areas. An oscillator is considered stable if it is insensitive to variations in temperature and supply voltage, and if it is unaffected by individual component changes and aging. The design of the TAXIchips is such that the degree to which these goals are met is determined primarily by the choice of external components. Various types of crystals are available and the manufacturers' literature should be consulted to determine the appropriate type. For good temperature stability, zero temperature coefficient capacitors should be used (Type NPO).


The mechanism by which a crystal resonates is electromechanical. This resonance occurs at a fundamental frequency (1st harmonic) and at all odd harmonics of this frequency (even harmonic resonance is not mechanically possible). Unless otherwise constrained, crystal oscillators operate at their fundamental frequency.

A typical crystal specification for use in this circuit is:

Fundamental Frequency: 4-12.5 MHz±0.1% Resonance: Mode Parallel Load Capacitor (Correlation) 75 pF Operating Temperature Range 0 to 70°C Temperature Stability ±100 ppm Drive Level (Correlation) 2 mW Effective Series Resistance 25 Ω (max) Holder: Type Low profile ±10 ppm Aging for 10 years

It is good practice to ground the case of the crystal to eliminate stray pick-up and keep all connections as short as possible.

NOTICE



TC004301

C\* = 150 pF for a 12.5-MHz Crystal, 220 pF for a 4-MHz Crystal.

\*C determined by crystal specifications and trace capacitances. Values shown are typical.

Figure 1. Connections for 4-12.5 MHz

TABLE 1. TAXICHIP ENCODER PATTERNS

4B/5E	ENCODER	SCHEME	5B/6E	ENCODER	SCHEME
HEX Data	4-Bit Binary Data	5-Bit Encoded Symbol	HEX Data	5-Bit Binary Data*	6-Bit Encoded Symbol
0 1 2 3 4 5 6 7 8 9 A B C D E F	0000 0001 0010 0011 0100 0101 0111 1000 1001 1011 1100 1111 1110	11110 01001 10100 10101 01011 01111 01111 10010 10011 10111 11010 11011 11100 11101	00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F 10 112 13 14 15 16 1D 1B 1B 1D 1E 1F	00000 00001 00010 00011 00110 00110 00111 01000 01001 01011 01010 01111 10000 10011 10010 10011 10110 10101 10101 10101 10101 10101 10101 10101 10101 10101 10101 111100 11010 11011 11010 11011 11010 11101 11101 11110	110110 010001 100101 100101 010011 010110 010111 100010 110011 110011 110010 111010 110101 101011 101010 101011 101010 101101

\*Note: HEX data is parallel input data which is represented by the 4- or 5-bit binary data listed in the column to the immediate right of HEX data. Binary bits are listed from left to right in the following order:

8-Bit Mode:

D7, D6, D5, D4 (4-Bit Binary), and D3, D2, D1, D0 (4-Bit Binary)

9-Bit Mode; 10-Bit Mode: D<sub>8</sub>, D<sub>7</sub>, D<sub>6</sub>, D<sub>5</sub>, D<sub>4</sub> (5-Bit Binary), and D<sub>3</sub>, D<sub>2</sub>, D<sub>1</sub>, D<sub>0</sub> (4-Bit Binary) D<sub>8</sub>, D<sub>7</sub>, D<sub>6</sub>, D<sub>5</sub>, D<sub>4</sub> (5-Bit Binary), and D<sub>9</sub>, D<sub>3</sub>, D<sub>2</sub>, D<sub>1</sub>, D<sub>0</sub> (5-Bit Binary)

Serial bits are shifted out with the most significant bit of the most significant nibble coming out first.

	Am796	8 TRANSMITTER		Am7969 I	RECEIVER
Command	d. Input	Encoded		Comman	d Output
HEX	Binary	Symbol	Mnemonic	HEX	Binary
8-Bit TAXIs					
0	0000	XXXXX XXXXX	Data	No Change (Note 3)	No Change (Note 3)
No STRB (Note 1)	No STRB (Note 1)	11000 10001	JK (8-bit Sync)	0	0000
1 2 3 4 (Note 4) 5 6 7 8 (Note 4) 9 (Note 4)	0001 0010 0011 0100 0101 0110 0111 1000 1001	11111 11111 01101 01101 01101 11001 11111 00100 01101 00111 11001 00111 11001 11001 00100 00100 00100 11111	II TT TS IH TR SR SS HH	1 2 3 4 5 6 7 8	0001 0010 0011 0100 0101 0110 0111 1000 1001
A (Note 2, 4) B C D (Note 2, 4) E (Note 2, 4) F (Note 2, 4)	1010 1011 1100 1101 1110 1111	00100 00000 00111 00111 00111 11001 00000 00100 00000 11111 00000 00000	HQ RR RS QH QI QQ	A B C D E F	1010 1011 1100 1101 1110 1111
9-Bit TAXIs	,	: .			
0	000	XXXXXX XXXXX	Data	No Change (Note 3)	No Change (Note 3)
No STRB (Note 1)	No STRB (Note 1)	011000 10001	LK (9-bit Sync)	0	000
1 2 3 4 5 6 7	001 010 011 100 101 110	111111 11111 011101 01101 011101 11001 111111 00100 011101 00111 111001 00111 111001 11001	'    T'T   T'S  'H   T'R   S'R   S'S	1 2 3 4 5 6	001 010 011 100 101 110
10-Bit TAXIs		<del>-</del>			
0	00	XXXXXX XXXXXX	Data	No Change (Note 3)	No Change (Note 3)
No STRB (Note 1)	No STRB (Note 1)	011000 100011	LM (10-bit Sync)	0	00
1 2 3	01 10 11	111111 111111 011101 011101 011101 111001		1 2 3	01 10 11

Notes: 1. Command pattern Sync cannot be explicitly sent by Am7968 Transmitter with any combination of inputs and STRB, but is used to pad between user data.

- These commands will disrupt Cascade Am7968 Transmitters and should be used only in Local mode.
- A strobe with all 0s on the Command input lines will cause Data to be sent. See Table 1.
- 4. While these commands are legal data and will not disrupt normal operation if used occasionally, they may cause data errors if grouped into recurrent fields. Normal PLL operation cannot be guaranteed if one or more of these commands is continuously repeated.

second stage of the Input Latch. If in Local mode, ACK will rise at this time.

# (Refer to page 1)

Am7968 Transmitter Functional Block Description

Crystal Oscillator/Clock Generator

The serial link speed is derived from a master frequency source (byte rate). This source can either be the built-in Crystal Oscillator, or a clock signal applied through the  $X_1$  pin. This signal is buffered and sent to the CLK output when Am7968 Transmitter is in Local mode.

In Cascade mode, the Am7968 Transmitter CLK pin becomes an input and is always taken from the CLK output of the Am7968 that is farthest "downstream" and is in Local mode.

CLK input is multiplied by ten (8-bit mode), eleven (9-bit mode), or twelve (10-bit mode), using the internal PLL to create the bit rate.

The working frequency can be varied over a three-to-one range. The crystal frequency required to achieve the maximum 125 Mbaud on the serial link, and the resultant usable data transfer rate will be:

Mode	Crystal Frequency	Am7968 Input and Am7969 Maximum Parallel Throughput	internal Divide Ratio
8-Bit	12.50 MHz	80 ns/pattern (100 Mbit/sec)	125/10
9-Bit	11.36 MHz	88 ns/pattern (102 Mbit/sec)	125/11
10-Bit	10.42 MHz	96 ns/pattern (104 Mbit/sec)	125/12

#### Input Latch

The Am7968's Input Latch accommodates asynchronous strobing of Data and Command by being divided into two stages.

If STRB is asserted when both stages are empty, Data or Command bits are transferred directly to the second stage of the Input Latch and ACK rises shortly after STRB. This pattern is now ready to move to the Encoder Latch at the next falling

An input pattern is strobed into the first stage of the Input Latch only when the second stage is BUSY (contains previously stored data). The Transmitter will be BUSY when STRB is asserted a second time in a given CLK cycle. Contents of the first stage are not protected from subsequent STRBs within the same CLK cycle. At the falling edge of CLK, previously stored data is transferred from the second stage to the Encoder Latch and the new data is clocked into the

#### **Encoder Latch**

T-75-37-05

input to the Encoder Latch is clocked by an internal signal which is synchronous with the shifted byte being sent on the serial link. Whenever a new input pattern is strobed into the Input Latch, the data is transferred to the Encoder Latch at the next opportunity.

#### Data Encoder

Encodes twelve data inputs (8, 9, 10 Data bits or 4, 3, 2 Command inputs) into 10, 11, or 12 bits. The Command data inputs control the transmitted symbol. If all Command inputs are LOW, the symbol for the Data bits will be sent. If Command inputs have any other pattern then the symbol representing that Command will be transmitted.

#### Shifter

The Shifter is parallel loaded from the Encoder at the first available byte boundary, and then shifted until the next byte boundary. The Shifter is being serially loaded at all times. As data is being shifted out of the TAXI, the shifter fills from the LSB. If parallel data is available at the end of the byte, it is parallel-loaded into the Shifter and begins shifting out during the next clock cycle. Otherwise, the serially loaded data fills the next byte. The serial data which is loaded into the Shifter will come from one of two sources:

- 1. If the Am7968 Transmitter is receiving valid data at its SERIN input, then the serial data will come from the external serial input.
- 2. If the Am7968 Transmitter is not receiving valid data (good data never has five consecutive 0s), then the serial data will be generated by an internal state machine which generates a repeating Sync pattern.

#### Serial Interface

The Serial Interface is a level-restoring buffer in Cascade mode. In Local mode it generates the Sync symbol to pad the spaces between user-data patterns.

#### Media Interface

The Media Interface is differential ECL, referenced to +5 V. It is capable of driving lines terminated with 50 Ohms to (V<sub>CC</sub> - 2.0) Volts.

#### **Am7969 Receiver Functional Block Description** (Refer to page 1)

#### Crystal Oscillator/Clock Generator

The data recovery PLL in the AM7969 must be supplied with a reference frequency at the expected byte rate of the data to be recovered. The source of this frequency can either be the built-in Crystal Oscillator, or an external clock signal applied through the  $X_1$  pin. The reference frequency source is then multiplied by ten (8-bit mode), eleven (9-bit mode) or twelve (10-bit mode) using an internal PLL.

#### Media Interface

SERIN+, SERIN- inputs are to be driven by differential ECL voltages, referenced to +5 V. Serial data at these inputs will serve as a reference for PLL tracking.

#### **PLL Clock Generator**

A PLL Clock recovery loop follows the incoming data and allows the encoded clock and data stream to be decoded into a separated clock and data pattern. It uses the crystal

oscillator and clock generator to predict the expected frequency of data and will track jittered data with a characteristically small offset frequency.

The Shifter is serially loaded from the Media Interface, using the bit clock generated by PLL.

#### Byte Sync Logic

The incoming data stream is a continuous stream of data bits, without any significant signal which denotes byte boundaries. This logic will continuously monitor the data stream, and upon discovering the reserved code used for Am7969 Receiver Sync, initialize a synchronous counter which counts bits, and indicates byte boundaries.

The logic signal that times data transfers from the Shifter to the Decoder Latch is buffered and sent to the CLK output. CLK output from the Receiver is not suitable for a frequency

Data Decoder

T-75-37-05

source of another TAXI Transmitter or Receiver. It is intended to be used by the host system as a clock synchronous with the received data. This output is synchronous with the byte boundary and is synchronous with the Receivers's internal byte clock.

Byte Sync Logic is responsible for generating the internal strobe signals for Parallel Output Latches. It also generates the *IGM* (I-Got-Mine) signal in Cascade mode when the first byte after a Sync symbol is transferred. Parallel outputs are made on a byte boundary, after *CNB* falls, or when Sync is detected.

The I-Got-Mine (IGM) signal will fall when the first half of a Sync is detected in the Shifter or when CNB goes LOW. It will remain LOW until the first half of a non-Sync byte is detected in the Shifter, whereupon it will rise (assuming that the CNB input is HIGH). A continuous stream of normal data or command bytes will cause IGM to go HIGH and remain HIGH. A continuous stream of Sync's will cause IGM to stay LOW. IGM will go HIGH during the byte before data appears at the output. This feature could be used to generate an early warning of incoming data.

#### Decoder Latch

Data is loaded from the Shifter to this latch at each symbol/byte boundary. It serves as the input to the Data Decoder.

Decodes ten, eleven or twelve data inputs into twelve outputs. In 8-bit mode, data is decoded into either an 8-bit Data pattern or a 4-bit Command pattern. In 9-bit mode, data is decoded into either a 9-bit Data pattern or a 3-bit Command pattern. In 10-bit mode, data is decoded into either a 10-bit Data pattern or a 2-bit Command pattern.

The decoder separates Data symbols from Command symbols, and causes the appropriate strobe output to be asserted.

#### **Parallel Output Latch**

Output Latch will be clocked by the byte clock, and will reflect the most recent data on the link. Any Data pattern will be latched to the Data outputs and will not affect the status of the Command outputs. Likewise, any Command pattern will be latched to the Command outputs without affecting the state of the Data outputs.

Any data transfer, either Data or Command will be synchronous with an appropriate output strobe. However, there will be CSTRBs when there is no active data on the link, since sync is a valid Command code.

Any pattern which does not decode to a valid Command or Data pattern is flagged as a violation. The output of the decoder during these violations is indeterminate and will result in either a CSTRB or DSTRB output when the indeterminate pattern is transferred to the output latch.




Figure 2. TAXIchip System Block Diagrams

Note: N can be 8, 9, or 10 bits Total of M + N = 12 MESSAGE TRANSFER CONTROL LOGIC

MESSAGE TRANSFER CONTROL LOGIC




Figure 3. TAXIchip System In Local Mode
Notes 1. DMS = GND = 8-Bit Mode
CLS = GND = Local Mode
SERIN = OPEN = Local Mode
2. DMS = V<sub>CC</sub> = 9-Bit Mode
CLS = GND = Local Mode

SERIN = OPEN = Local Mode 3. Two 8-Bit local mode systems in parallel will result in an effective data rate of 200 Mbps.

BD007442

Figure 4. TAXIchip System In Cascade Mode (May be in unbalanced operation)

Notes 1. For Receiver

DMS = GND = 8-Bit Mode

2. For Transmitter
DMS = GND = 8-Bit Mode
CLS = V<sub>CC</sub> = Cascade Mode
CLS = GND = Local Mode

\* Alternatively, the X<sub>1</sub> input may be driven by an external TTL frequency source.

† Refer to switching waveforms on page 27.

NOTICE

# ADV MICRO (TELECOM)

## 28E D

# 🖿 0257527 0029963 T 🛭

## **ABSOLUTE MAXIMUM RATINGS**

# OPERATING RANGES T-75-37-05

Storage Temperature65 to +150°C
Ambient Temperature Under Bias55 to +125°C
Supply Voltage to Ground
Potential Continuous0.5 to +7.0 V
DC Voltage Applied to Outputs0.5 V to V <sub>CC</sub> Max.
DC Input Voltage0.5 to +5.5 V
DC Output Current ±100 mA
DC Input Current30 to +5.0 mA

DC Output (	Current		±100	mΑ
DC Input Cu	ırrent	,,3	0 to +5.0	mΑ
RATINGS mat or above	ove those listed ay cause permar these limits is no tlings for extend	ent device failure t implied. Exposi	e. Function ure to abso	ality olute

Commercial (C) Devices Temperature (T <sub>A</sub> )	
Military (M) Devices Temperature (T <sub>C</sub> )5 Supply Voltage (V <sub>CC</sub> )+4	

Operating ranges define those limits between which the functionality of the device is guaranteed.

**DC CHARACTERISTICS** over operating range unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)

#### Am7968 TAXIchip Transmitter

Parameter Symbols	Parameter Descriptions	Test Cond (Note		Min.	Max.	Units
Bus Interface	Signals: Dl <sub>0</sub> - Dl <sub>7</sub> , Dl <sub>8</sub> /Cl <sub>3</sub> , D	Ig/Cl <sub>2</sub> , Cl <sub>0</sub> - Cl <sub>1</sub> , STRB,	ACK, CLK			
V <sub>OH1</sub>	Output HIGH Voltage ACK	V <sub>CC</sub> = Min., V <sub>IN</sub> = 0 or 3 V	I <sub>OH</sub> = -1 mA	2.4		V
V <sub>OH2</sub>	Output HIGH Voltage CLK	V <sub>CC</sub> = Min., V <sub>IN</sub> = 0 or 3 V	I <sub>OH</sub> = -3 mA	2.4		V
V <sub>OL</sub>	Output LOW Voltage ACK, CLK	V <sub>CC</sub> = Min., V <sub>IN</sub> = 0 or 3 V	I <sub>OL</sub> = 8 mA	-	0.45	٧
V <sub>IH</sub>	Input HIGH Voltage	V <sub>CC</sub> = Max. (Note 9)		2,0		٧
V <sub>IL</sub>	Input LOW Voltage	V <sub>CC</sub> = Max. (Note 9)			0.8	٧
VĮ	Input Clamp Voltage	V <sub>CC</sub> = Min.	I <sub>IN</sub> = -18 mA		-1.5	V
l <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 0.4 V			-400	μΑ
lін	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 2.7 V			50	μΑ
l <sub>l</sub>	Input Leakage Current	V <sub>CC</sub> = Max.,	All Inputs Except CLK	-	50	μΑ
		V <sub>IN</sub> = 5.5 V CLK Input			150	] `
Isc	Output Short Circuit Current ACK, CLK (Note 4)			-15	-85	mA

Table continued on next page.

Notes: See notes following end of Switching Characteristics tables.

28E D 🔳 0257527 0029964 1 🖿

Am7968 T	AXIchip Transmitter (C	ont'd.)			T-	75-37-0	)5
Parameter Symbols	Parameter Descriptions	Test Co (Not	Min.	Typ. (Note 2)	Max.	Units	
Serial Interf	ace Signals: SERIN, SERO	UT+, SEROUT-	····	<del></del>		·····	
Vон	Output HIGH Voltage	V <sub>CC</sub> = Min. ECL Load		V <sub>CC</sub> -1.025		V <sub>CC</sub> -0.88	٧
VOL	Output LOW Voltage	V <sub>CC</sub> = Min. ECL Load				V <sub>CC</sub> -1.62	٧
V <sub>IHS</sub>	Input HIGH Voltage			V <sub>CC</sub> -1.165 V		V <sub>CC</sub> -0.88 V	٧
V <sub>ILS</sub>	Input LOW Voltage	V <sub>CC</sub> = Max. (Note 9, 21)		V <sub>CC</sub> -1.81 V		V <sub>CC</sub> ~1.475 V	V
l <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = V <sub>CC</sub> - 1.81 V		0.5			μΑ
lн	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = V <sub>CC</sub> - 0.88 V				220	μΑ
Miscellaneou	ıs Signals: X <sub>1</sub> , V <sub>CC1</sub> , V <sub>CC2</sub>	, V <sub>CC3</sub>					
$V_{IHX}$	Input HIGH Voltage X <sub>1</sub>			2.0			V
V <sub>ILX</sub>	Input LOW Voltage X <sub>1</sub>					0.8	٧
I <sub>ILX</sub>	Input LOW Current X <sub>1</sub>	V <sub>IN</sub> = 0.45 V				-600	μΑ
I <sub>IHX</sub>	Input HIGH Current X1	V <sub>IN</sub> = 2.4 V				+600	μΑ
		CLS = GND, SEROUT = ECL	Pin V <sub>CC1</sub> (TTL)		11		
lcc	Supply Current	Load, DMS = 0	Pin V <sub>CC2</sub> (ECL)		34		mA.
		$V_{CC1} = V_{CC2} = V_{CC3} = Max.$	Pin V <sub>CC3</sub> (CML)		134		

Notes: See notes following end of Switching Characteristics tables.

NOTICE

Am7969 T	AXIchip Receiver		:		T-	75-37-	05
Parameter Symbols	Parameter Descriptions	Test Cond (Note		Mín.	Typ. (Note 2)	Max.	Units
Bus Interfac	e Signals: DO <sub>0</sub> - DO <sub>7</sub> , DO <sub>8</sub>	CO3, DO9/CO2, CO0-	-CO <sub>1</sub> , DSTRB, C	STRB, IGM	CLK, CNB	VLTN	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., V <sub>IN</sub> = 0 or 3 V	I <sub>OH</sub> = -1 mA	2.4			٧
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., V <sub>IN</sub> = 0 or 3 V	I <sub>OL</sub> = 8 mA			0,45	· <b>V</b>
V <sub>IH</sub>	Input HIGH Voltage	V <sub>CC</sub> = Max. (Note 9)		2.0	. :		٧
V <sub>IL</sub>	Input LOW Voltage	V <sub>CC</sub> = Max. (Note 9)				0.8	٧
VI	Input Clamp Voltage	V <sub>CC</sub> = Min.	I <sub>IN</sub> = -18 mA			-1.5	V
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 0.4 V				-400	μΑ
lін	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 2.7 V				50	μΑ
l <sub>I</sub>	Input Leakage Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 5.5 V				50	μΑ
Isc	Output Short Circuit Current. ACK, CLK (Note 4)	-	-	-15		-85	mA
Serial Interfa	ace Signals: SERIN+, SERI	N					
V <sub>IHS</sub>	Input HIGH Voltage SERIN+	(Note 9, 21)		V <sub>CC</sub> -1.165		V <sub>CC</sub> -0,88	٧
V <sub>ILS</sub>	Input LOW Voltage SERIN+	(Note 9, 21)		V <sub>CC</sub> -1.81		V <sub>CC</sub> -1,475	V
V <sub>THT</sub> †	Test Mode Threshold SERIN-	V <sub>CC</sub> = Max.		0.5		1.9	. >
V <sub>DIF</sub> †	Differential Input Voltage	V <sub>CC</sub> = Max.		0.3		1.1	٧
Vicmt	Input Common Mode Voltage	(Note 6)	-	3.05		V <sub>CC</sub> -0.55	>
lιL	Input LOW Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = V <sub>CC</sub> - 1.81 V		0.5			μΑ
Iн	Input HIGH Current	V <sub>CC</sub> = Max.,	SERIN+			220	μΑ
יורו	input that toutone	$V_{IN} = V_{CC} - 0.88 \text{ V}$	SERIN-			800	
Miscellaneou	is Signals: X <sub>1</sub> , V <sub>CC1</sub> , V <sub>CC2</sub>						
V <sub>IHX</sub>	Input HIGH Threshold			2.0			į V
V <sub>ILX</sub>	Input LOW Threshold X <sub>1</sub>					0.8	٧
liLX	Input LOW Current X <sub>1</sub>	V <sub>IN</sub> = 0.45 V				-600	μΑ
1 <sub>IHX</sub>	Input HIGH Current X <sub>1</sub>	V <sub>IN</sub> = 2.4 V				+600	. μΑ
lcc	Supply Current	V <sub>CC1</sub> = V <sub>CC2</sub> = Max., SERIN- > 2.5 V			25		mA
		(Note 6), DMS = 0 V	Pin V <sub>CC2</sub> (CML)		242		

Notes: See notes following end of Switching Characteristics tables.

NOTICE

T-75-37-05

**SWITCHING CHARACTERISTICS** over operating range unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted) (Note 20)

Am7968 TAXIchip Transmitter (Note 10, 13)

No.	Parameter	Parameter	Test Conditions	Min.	Max.	Units
Rus Info	Symbol erface Signals:	Description DI <sub>0</sub> - DI <sub>7</sub> , DI <sub>8</sub> /CI <sub>3</sub> , DI <sub>9</sub> /CI <sub>2</sub> , CI <sub>0</sub> - CI <sub>1</sub> ,	STRB. ACK. CLK	1	•	
1	tp	CLK Period		80	250	ns
2	t <sub>PW</sub>	CLK Pulse Width HIGH		30		ns
3	tpw	CLK Pulse Width LOW		30		ns
4	tpW	STRB Pulse Width HIGH (Note 7)		15		ns
5	tpw	STRB Pulse Width LOW		15		ns
6	t <sub>BB</sub>	Internal Byte Boundary to CLK ↓ (Notes 11)		9	20	ns
9	ts	Data-STRB Setup Time		5		ns
10	tH	Data-STRB Hold Time		15		ns
11	t <sub>H</sub>	ACK † to STRB ↓ Hold (Note 5)	TTL Output Load	0		ns
12	t <sub>H</sub>	ACK ‡ to STRB † Hold	TTL Output Load	0 '		ns
13	t <sub>PD</sub>	STRB † to ACK † (Note 18)	TTL Output Load		40	ns
14	tPD	STRB ↓ to ACK ↓	TTL Output Load		20	ns
15A	tPD	CLK 1 to ACK † (Note 18, 22)	TTL Output Load		5t <sub>1</sub> 2n+28	ns
15B	t <sub>PD</sub>	CLK ↓ to ACK ↑ (Note 18, 22)	TTL Output Load		25	ns
16	t <sub>R</sub>	ACK Rise Time (Note 3)	TTL Output Load		17	ns
17 -	t <sub>F</sub>	ACK Fall Time (Note 3)	TTL Output Load		10	ns
18	t <sub>R</sub>	CLK Rise Time (Note 3)	TTL Output Load		17	ns
19	tF	CLK Fall Time (Note 3)	TTL Output Load		10	ns
Serial I	nterface Signal	s: SERIN, SEROUT+, SEROUT-				
20	t <sub>PD</sub> :	CLK ↓ to SEROUT± Delay (Note 23)	ECL Output Load	t <sub>1</sub> -2	2t <sub>1</sub> n+3	ns
22	tsĸt	SEROUT± Skew	ECL Output Load	-200	+ 200	ps
23	t <sub>R</sub> †	SEROUT± Output Rise Time	ECL Output Load	1	3	ns
24	t <sub>F</sub> †	SEROUT± Output Fall Time	ECL Output Load	1	3	ns
26	tpW	SEROUT ± Pulse Width LOW	ECL Output Load	$\frac{t_1}{n} - 3\%$	t <sub>1</sub> /n + 3%	ns
27	tpW	SEROUT ± Pulse Width HIGH	ECL Output Load	$\frac{t_1}{n}$ – 3%	t <sub>1</sub> n + 3%	ns
Miscella	aneous Signals	: X <sub>1</sub> (Note 15)				
29	tpW	X <sub>1</sub> Pulse Width HIGH (Note 12)	TTL Output Load on CLK	35		ns
30	tpW	X <sub>1</sub> Pulse Width LOW (Note 12)	TTL Output Load on CLK	35		ns
32	t <sub>PD</sub>	X <sub>1</sub> † to CLK †	TTL Load		25	ns
33	t <sub>PD</sub>	X <sub>1</sub> I to CLK I	TTL Load		25	ns

Note; See notes following end of Switching Characteristics tables.

NOTICE

No.	Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
Bus in	terface Signals:	DO <sub>0</sub> -DO <sub>7</sub> , DO <sub>8</sub> /CO <sub>3</sub> , DO <sub>9</sub> /CO <sub>2</sub> , C	O <sub>0</sub> - CO <sub>1</sub> , DSTRB, CSTRB,	IGM, CLK,	NB, VLTN	
35	tp	X <sub>1</sub> Clock Period		: 80	250	ns
36	tpD	Data Valid to STRB † Delay	TTL Output Load	2t <sub>35</sub>		ns
37	tPD	CLK 1 to STRB t	TTL Output Load		$\left(\frac{2t_{35}}{n}+15\right)$	ns
38	tpD	CLK † to STRB ↓	TTL Output Load	t <sub>35</sub> n - 5		ns
39	t <sub>PD</sub>	CLK I to Data Valid Delay	TTL Output Load		15	ns
40	tpw	STRB Pulse Width	TTL Output Load	3 <sub>t35</sub>		ns
41	tpw	CLK Pulse Width HIGH	TTL Output Load	(5 x t <sub>35</sub> /n) -15		ns
42	tpW	CLK Pulse Width LOW	TTL Output Load	(5 x t <sub>35</sub> /n) -15		ns
43	tpD	SERIN to CLK   Delay	TTL Output Load	t <sub>35</sub> +21	5t <sub>35</sub> 2n+21	ns
44	t <sub>PD</sub>	CLK t to IGM I	TTL Output		<del>135</del> +15	ns
45	t <sub>PD</sub>	CLK † to IGM †	TTL Output	*	2t <sub>35</sub> /n + 10	ns
46	tPD	CNB 1 to IGM 1	TTL Output		20	ns
47	ts	CNB t to CLK t Setup Time (Note 5)		$-\left(\frac{2t_{35}}{n}-32\right)$		ns
47A	ts	CNB ↓ to CLK ↑ Setup Time (Note 19)		$-\left(\frac{3t_{35}}{2n}-30\right)$		ns
48	t <sub>H</sub>	CNB ↓ to CLK † Hold		$\frac{2t_{35}}{n} + 5$		ns
49	t <sub>PW</sub>	CNB Pulse Width LOW		15		ns
50	t <sub>R</sub>	STRB Rise Time (Note 3)			17	ns
51	tr	STRB Fall Time (Note 3)			10	ns
52	t <sub>R</sub>	CLK Rise Time (Note 3)			17	ns
53	tF	CLK Fall Time (Note 3)	<u> </u>	<del></del>	10	ns
erial li	nterface Signals	s: SERIN+, SERIN-	· · · · · · · · · · · · · · · · · · ·			
57	tı	SERIN± Peak to Peak Input Jitter Tolerance (Note 16)		·	5	ns
	neous: X <sub>1</sub> (Not		<del>, , , , , , , , , , , , , , , , , , , </del>		<del></del>	
60	tpW	X <sub>1</sub> Pulse Width HIGH		35		ns
61	tpw	X <sub>1</sub> Pulse Width LOW		35		ns
otes: S	ee notes follo <u>w</u> i	ing Switching Characteristics tables.				

_	<del></del>		
Α.	DV MI	RO (TELECOM) 28E D ■ 0257527 0029968 9 ■	
	Notes:* 1.	For conditions shown as Min. or Max, use the appropriate value specified under operating range.	
	2.	For conditions shown as Min. or Max, use the appropriate value specified under operating range. $T-75-37$	-0
	3.	Rise and Fall time measurements are made at 20% and 80% points.	
	4.	Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one	
		second.	
	5.	If the CNB ↑ to CLK ↑ setup time is violated, IGM will stay LOW.	
	6.	Voltage applied to either SERIN± pins must not be above V <sub>CC</sub> nor below +2.5 V to assure proper operation.	
ŀ	7.	t <sub>4</sub> guarantees that data is latched. ACK (t <sub>11</sub> ) timing may not be valid.	
ł	8.	If t11 is not met, ACK response and timing are not guaranteed, but data will still be latched on STRB 1 (see t4	ş).
]	9.	Measured with device in Test mode while monitoring output logic states.	
	10	For the TAXI Transmitter, 'n' is determined by the state of DMS and CLS inputs. When CLS is open, $n = 1$ . When	n
1		CLS is either HIGH or LOW and when:	
		DMS is LOW, n = 10 (8 Bit mode),	
ļ		DMS is HIGH, n = 11 (9 Bit mode),	
		DMS is OPEN, $n = 12$ (10 Bit mode).	
ŀ	11	t <sub>6</sub> (Internal Byte Boundary to CLK ↓) is created by the variation of internal STRB propagation delays relative to	
ŀ		internal byte boundaries over temperature and V <sub>CC</sub> . The internal byte boundary determines the byte in which data	
		will come out (at SEROUT±). If STRB occurs before the byte boundary, then the data will be sent out two bytes later. If STRB occurs after the byte boundary, then the output data will be delayed by one additional byte.	
	40	X <sub>1</sub> Pulse Width is measured at a point where CLK output exactly meets CLK input (to or t <sub>3</sub> ) spec limit.	
		For the TAXI Transmitter, 'Data' is either DI <sub>0</sub> - DI <sub>7</sub> , DI <sub>8</sub> /CI <sub>3</sub> , DI <sub>9</sub> /CI <sub>2</sub> , CI <sub>0</sub> -CI <sub>1</sub> . For the TAXI Receiver, 'STRB' is	io
	10	either CSTRB or DSTRB and 'Data' is either DO <sub>0</sub> – DO <sub>7</sub> , DO <sub>8</sub> /CO <sub>3</sub> , DO <sub>9</sub> /CO <sub>2</sub> , CO <sub>7</sub> –CO <sub>1</sub> .	13
	14	For the TAXI Receiver, 'n' is determined by the state of the DNS and SERIN- inputs. When SERIN- is held belt	ωw
1	, ,	V <sub>THT</sub> min or left open, n = 1. When SERIN- is held above V <sub>THT</sub> max, and when:	
ı		PMO to FORM of A 10 Historial	

DMS is LOW, n = 10 (8 Bit mode), DMS is HIGH, n = 11 (9 Bit mode), DMS is OPEN, n = 12 (10 Bit mode). 15. Jitter on  $X_1$  input must be less than  $\pm 0.2$  ns.

16. This specification applies to any edge of an incoming pattern. 18. ACK delay is determined by t<sub>13</sub> when the input latch is empty or by t<sub>15A</sub> when the input latch is full (Busy mode). In the Cascade mode, ACK delay is determined by t<sub>15B</sub>. Also note that ACK will not rise if STRB does not remain HIGH until ACK rises.

19. If t<sub>47A</sub> (CNB 1 to CLK 1 setup) is violated, then output data will occur one byte time later.

20. All timing references are made with respect to +1.5 V for TTL-level signals or to the 50% point between V<sub>OH</sub> and  $V_{OL}$  for ECL signals. ECL input rise and fall times must be 2 ns  $\pm$  0.2 ns between 20% and 80% points. TTL input rise and fall times must be 2 ns between 1 V and 2 V.

21. Device thresholds on the SERIN (+/-) pin(s) are verified during production test by ensuring that the input threshold is less than VIHS (min) and greater than VILS (max). The figure below shows the acceptable range (shaded area) for the transition voltage.

		 V <sub>CC</sub>
VIHS	(max)	 V <sub>CC</sub> - 0.88 V
•1113	(min)	 V <sub>CC</sub> - 1.165 V
		Input threshold
		transition voltage
VILS	(max)	 V <sub>CC</sub> - 1.475 V
	(min)	 Vcc ~ 1.81 V


22.  $t_{15A}$  specifies CLK  $\iota$  to ACK  $\uparrow$  in BUSY (Local) mode.  $t_{15B}$  specifies CLK  $\iota$  to ACK  $\uparrow$  in Cascade mode.

- Cascaded Transmitters should have V<sub>CC</sub> within 0.2 V and temperature within 10°C of each other.
- Not included in group A tests.
- Notes listed correspond to the respective references made in the DC characteristics and the Switching characteristics tables.

#### **SWITCHING TEST CIRCUITS**

T-75-37-05


#### TTL Output Load



TC002820

- Notes: 1. R<sub>1</sub> = 500 Ω for the I<sub>OL</sub> = 8 mA
  2. All diodes IN916 or IN3064, or equivalent
  3. C<sub>L</sub> = 50 pF includes scope probe, wiring and stray capacitances without, device in test fixture.
  4. AMD uses constant current (A.T.E.) load configurations and forcing functions. This figure is for reference only.

## **ECL Output Load**




TC002831


- Notes: 1. C<sub>L</sub> = 30 pF includes scope probe, wiring and stray capacitances without device in text fixture.
  - AMD uses Automatic test equipment load configurations and forcing functions. This figure is for reference only.

#### SWITCHING TEST WAVEFORMS

#### **TTL Input Waveform**



#### **ECL Input Waveform**




28E D

**■** 0257527 0029970 7 **■** 

# KEY TO SWITCHING WAVEFORMS T-75-37-05

WAVE	FORM	INPUTS	OUTPUTS
	_	MUST BE STEADY	WILL BE STEADY
$\mathbb{Z}$	III	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
		MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
W	W	DON'T CARE; ANY CHANGE PERMITTED	CHANGING: STATE UNKNOWN
	<del> </del>	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE
			KS000010



Se

₫

STRB DSTRB OR CSTRB

8

支

×

DATA OUT

