

FEATURES

- Monolithic CMOS
- Binary or BCD models
- 20 mW power consumption
- To 12-bit accuracy
- No missing codes
- Low cost


GENERAL DESCRIPTION

The ADC-EK series are low power, integrating A/D converters fabricated on a single monolithic chip using CMOS technology. The circuit employs a charge balancing integrator, current switch, comparator, clock counter, data counter, and control logic circuitry to implement conversion. The charge balancing integration technique gives high linearity and noise immunity along with inherent monotonicity resulting in no missing codes. Output data appears in parallel form on latched outputs which are CMOS, low power TTL, or low power Schottky TTL compatible. The ADC-EK series consists of 5 different models with 8-, 10-, and 12-bit binary coding and 3½ digit BCD coding.


Conversion time is 1.8 to 24 milliseconds maximum depending on model. Nonlinearity is $\pm 1/2$ LSB maximum while differential nonlinearity is $\pm 1/4$ LSB typical. Other specifications include gain tempco of ± 25 ppm/°C typical and zero drift of ± 50 μ V/°C maximum. An external reference, integrating capacitor, and several other components are required for operation. The analog input voltage range is programmable by means of an external resistor which sets the current into the integrator at 10 μ A full scale. Standard operating mode is unipolar but bipolar operation is accomplished using an external op amp to provide an offset current from the reference.

Power requirement is ± 5 V dc at 2 mA, giving a power consumption of only 20 mW. The units are packaged in 24 pin ceramic or plastic DIP's.

CAUTION: The ADC-EK Series are CMOS devices and should be handled carefully to prevent static charge pickup which might damage the devices. The devices should be kept in the shipping containers until ready for installation.



MECHANICAL DIMENSIONS INCHES (MM)



INPUT/OUTPUT CONNECTORS

PIN	FUNCTION	PIN	FUNCTION
1	BIT 1 OUT (MSB - 12 BITS)	13	REFERENCE
2	BIT 2 OUT	14	ANALOG INPUT
3	BIT 3 OUT (MSB) - 10 BITS	15	AMPLIFIER OUT
4	BIT 4 OUT	16	ZERO ADJUST
5	BIT 5 OUT (MSB - 8 BITS)	17	BIAS
6	BIT 6 OUT	18	-5V POWER
7	BIT 7 OUT	19	+5V POWER
8	BIT 8 OUT	20	GROUND
9	BIT 9 OUT	21	START CONVERT
10	BIT 10 OUT	22	E.O.C. (STATUS)
11	BIT 11 OUT	23	DATA VALID
12	BIT 12 OUT (LSB-ALL)	24	BCD OVERRANGE*

*NO CONNECTION FOR OTHER MODELS

NOTE:

For 8- and 10-bit models, do not connect to unused data output terminals since they have internal connections.

ABSOLUTE MAXIMUM RATINGS	ADC-EK8B/ 10B/12B	ADC-EK12DC/ DR/DM
I_{IN}	± 10 mA	
I_{REF}	± 10 mA	
Digital Input Voltage	$-0.3V$ to $V_{DD} + 0.3V$	
$V_{DD} - V_{SS}$	18V	
Package Dissipation	500 mW	

PHYSICAL/ENVIRONMENTAL

Operating Temp. Range	See Ordering Information
Storage Temp. Range	-65°C to $+150^{\circ}\text{C}$
Package	24 Pin DIP

FOOTNOTES:

1. For the ADC-EK 12DM only. Initial gain error is $\pm 5\%$. Gain. Tempco is ± 40 ppm/ $^{\circ}\text{C}$ typical, ± 80 ppm/ $^{\circ}\text{C}$ maximum and Zero Drift Tempco is $80 \mu\text{V}/^{\circ}\text{C}$.
2. ADC-EK 12DM outputs can sink and source $500 \mu\text{A}$.
3. Supply Sensitivity given for $V_{DD} = V_{SS} = 5V \pm 1V$.

FUNCTIONAL SPECIFICATIONS

Typical at 25°C , $\pm 5V$ Supplies, $R_{BIAS} = 100K$, unless otherwise noted.

ANALOG INPUTS		
Type Analog Input	Single Ended	
Full Scale Input Current	+ 10 μ A	
Reference Current	- 20 μ A	
DIGITAL INPUTS		
Logical "1" V_{IN}	3.5V minimum	
Logical "0" V_{IN}	1.5V maximum	
Start Convert Pulse	> 3.5V for 500 nanoseconds minimum	
OUTPUTS		
Parallel Output Data	8, 10, 12 Lines	12 Lines and Overrange
Logic "1" Output Voltage	+ 4.5V minimum at - 10 μ A	
	+ 2.4V minimum at - 360 μ A ²	
Logic "0" Output Voltage	+ 0.4 maximum at - 360 μ A ²	
E.O.C. (Status)	High During Conversion, Low When Completed	
Data Valid	High When Data Valid. Low When Data Changing	
PERFORMANCE		
Resolution	8, 10, 12 Bits	3½ Digits
Coding	Straight Binary	BCD
Nonlinearity	½ LSB, maximum	0.025% maximum
Differential Nonlinearity	¼ LSB, typical, ½ LSB maximum	0.025% maximum
Diff. Nonlinearity Tempco	$\pm$ 2.5 ppm/ $^{\circ}$ C typical, $\pm$ 5 ppm/ $^{\circ}$ C maximum	
No Missing Codes	Over Operating Temperature Range	
Initial Gain Error, Adj. to Zero	+ 5, - 3% maximum ¹	
Gain Temperature Coefficient	$\pm$ 25 ppm/ $^{\circ}$ C typical, $\pm$ 75 ppm/ $^{\circ}$ C maximum ¹	
Initial Zero Error, Adj. to Zero	$\pm$ 50 mV maximum	
Zero Drift Tempco	$\pm$ 50 μ V/ $^{\circ}$ C maximum ¹	
Conversion Time, maximum	1.8 milliseconds (8 Bits)	12 milliseconds (3½ Digits)
	6 milliseconds (10 Bits)	
	24 milliseconds (12 Bits)	
Power Supply Sensitivity	$\pm$ 0.05% of Full-Scale Gain ³	
POWER REQUIREMENTS		
Voltage, Rated Performance	$\pm$ 5V dc	
Voltage Range, Operating	$\pm$ 3.5V dc to $\pm$ 7V dc	
Supply Quiescent Current	$\pm$ 5.0 mA	
ADC-EK8B, EK12DC	$\pm$ 2.5 mA maximum	
ADC-EK10B, EK12B, EK12DR	$\pm$ 3.5 mA maximum	
ADC-EK12DM		

TECHNICAL NOTES

1. The ADC-EK series are CMOS devices and must be properly handled to prevent damage from static pick-up. Proper anti-static handling procedures should be observed including storage in conductive form or shorting all pins together with aluminum foil. Do not connect in circuits under "power on" conditions. The input voltage should be applied after power is on. Do not open circuits the zero adjust, reference, or start convert pins while power is on. It should also be noted that the top and bottom of the ceramic package are connected to the positive supply.
2. Nominal values of input, reference, and offset resistors are given in the resistor table. Due to the possible $\pm 5\%$ tolerance of the external reference and $\pm 5\% - 3\%$ tolerance on the converter scale factor, the actual resistor value can vary by almost $\pm 10\%$ R_G and R_T in the diagrams are for trimming gain and bipolar offset during calibration. It is recommended that R_G be 1% of R_{IN} (nominal) and R_T be 1% of R_{OFF} (nominal). They should both be 100 ppm/ $^{\circ}\text{C}$ cermet trimming pots. The recommended procedure for selecting R_{IN} and R_{OFF} is to set the R_G and R_T to center of range and then choose 1% metal film resistor which gives the nearest fit at the full scale point $1111 \dots 111$ for R_{IN} and one that gives the nearest fit to zero scale point $1000 \dots 000$ for R_T .
3. To choose any intermediate scale values for R_{IN} and R_T or values of R_{REF} for other reference voltages, use the following formulas:

$$R_{IN}(\text{nominal}) = \frac{FSR}{10 \mu\text{A}} \quad \text{FSR is the full scale range or total input voltage span for the converter.}$$

$$R_{OFF}(\text{nominal}) = \frac{V_{REF}}{5 \mu\text{A}}$$

$$R_{REF}(\text{nominal}) = \frac{V_{REF}}{20 \mu\text{A}}$$


It is recommended that large full-scale voltage ranges be chosen such as 0 to $+10V$, 0 to $+5V$ etc., in order to keep the error due to input offset voltage drift to a minimum.

4. The temperature stability of the ADC-EK converters depends directly on the converter itself, R_{IN} , R_{REF} , R_{OFF} , and V_{REF} . Since the converter is typically ± 20 ppm/ $^{\circ}\text{C}$ it is recommended that a 10 ppm/ $^{\circ}\text{C}$ reference be used along with 10 ppm/ $^{\circ}\text{C}$ metal film resistors for R_{IN} , R_{REF} , and R_{OFF} for best performance over temperature. On a statistical basis this would give about 28 ppm/ $^{\circ}\text{C}$ stability for the complete converter.


TECHNICAL NOTES (Cont'd)

5. Other passive components used with the converter may have tolerances as indicated here: R_C is a $\pm 10\%$ carbon composition resistor; C_C is a $\pm 20\%$ ceramic capacitor; C_{INT} is a $\pm 10\%$ glass or ceramic capacitor; R_{BIAS} is a $\pm 10\%$ carbon composition resistor; and the two zero adjust resistors are $\pm 10\%$ carbon composition type. It is recommended that two $0.1 \mu F$ bypass capacitors be used right at the power supply pins. C_{INT} should be connected as close as possible to pins 14 and 15 away from any noisy lines.
6. The start convert pulse initiates conversion on the low to high transition after which the conversion cycle cannot be interrupted and must run to completion.
7. Logic signals should not be routed under these devices or near the input reference, or zero adjust pins.
8. The unused data output pins on the 8- and 10-bit models should not be used for external connection points since they have internal connections to the converter.
9. All digital outputs will drive 2 low power TTL loads or 1 low power Schottky TTL load. They should not be overloaded as this will affect the performance of the converter.
10. Conversion accuracy is directly dependent on V_{REF} . In order to avoid degrading accuracy, V_{REF} voltage regulation must be $\pm 0.04\%$ for 8 bit models, $\pm 0.01\%$ for 10-bit models and $\pm 0.0025\%$ for 12-bit models.

CLOCKED OPERATION




FREE RUNNING OPERATION



START CONVERT (PIN 21) IS TIED TO +5V dc (PIN 19).

CONNECTION FOR UNIPOLAR OPERATION

R_{IN} , R_{REF} ARE 1% METAL FILM RESISTORS.
 R_{BIAS} , R_C ARE 10% CARBON COMP RESISTORS.
 C_C IS 20% CERAMIC CAPACITOR.
 ZERO ADJUSTMENT RESISTORS ARE 10% CARBON COMP.
 ALL TRIMMING POTS ARE 100 ppm/°C CERMET TYPE.
 SUPPLY BYPASS CAPACITORS ARE CERAMIC OR TANTALUM.
 C_{INT} IS 10% GLASS OR CERAMIC CAPACITOR.



*33 pF FOR ADC-EK8B

RESISTOR TABLES

UNIPOLAR RANGE	BIPOLAR RANGE	R_{IN} (NOMINAL)
0 TO +2V	$\pm 1V$	200K
0 TO +5V	$\pm 2.5V$	500K
0 TO +10V	$\pm 5V$	1 MEG.
0 TO +20V	$\pm 10V$	2 MEG.

V_{REF}	R_{REF} (NOMINAL)	R_{OFF} (NOMINAL)
-1.22V	61K	244K
-2.5V	125K	500K
-6.4V	320K	1.28 MEG.

