

Thick-film Hybrid Integrated Circuit (HIC)

SANYO	No. 4375	STK301-020
	7-band, 2-channel Electronic Graphic Equalizer	

Overview

The STK301-020 is a hybrid IC (HIC) for electronically controlled graphic equalizer applications and is equipped with on-chip electronic volume for 7-band, 2-channel graphic equalization thereby permitting one-touch up-down control of all band gains. The STK301-020 is a hybrid IC which combines SC system and photoresist techniques with folded board construction while incorporating Sanyo's unique insulated metal substrate technology (IMST) to the base.

Applications

- Car stereos
- Portable radio-cassette players
- Home stereos

Features

- All bands are set for L/R simultaneous 2 dB incremental operation (typ).
- All bands are equipped with 13 positions and range between +12 dB maximum boost to -12 dB maximum cut.
- Crossover frequencies include f₀; 60 Hz, 150 Hz, 400 Hz, 1 kHz, 2.5 kHz, 6 kHz and 15 kHz.
- The following features can be made available with an electronic graphic equalizer system which incorporates the 3-IC construction consisting of the STK301-020, a controller (LC7060 or universal microcontroller such as LC6502) along with the display LSI (LC7560→LCD, LC7565→FLT, LED):
 - 1) One-touch up-down control of all band gains.
 - 2) Immediate recall of preferred frequency levels tailored to suit musical selections. This is possible using preset functions to retrieving items from one-touch memory.
 - 3) Such functions as setting all bands to 0 dB (flat function), or switching frequency characteristics from 0 dB to center (reverse function) may be simply performed with supported software.
 - 4) Dual control lines permit mutual use with display LSI and help to simplify wiring between microcontroller and LSI.

Specifications

Absolute Maximum Ratings at Ta = 25°C, V_{SS} = 0V

				unit
Maximum supply voltage	V _{DD} -V _{EE} max	16		V
	V _{CC1} max	20		V
	V _{CC2} max	7		V
Input voltage	V _{I1}	CLK, DI, IN1, IN2	0 to V _{CC2} + 0.3	V
	V _{I2}	CLK, DI, IN1, IN2	V _{EE} - 0.3 to V _{DD} + 0.3	V
Allowable power dissipation	P _d max		1080	mW
Operating temperature	T _{opg}		-20 to +70	°C
Storage temperature range	T _{stg}		-40 to +100	°C

Specifications and information herein are subject to change without notice.

SANYO Electric Co., Ltd. Semiconductor Business Headquarters
TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN

12093YO No. 4375-1/9

STK301-020

Recommended Operational Voltage at $T_a = 25^\circ\text{C}$, $V_{SS} = 0\text{V}$

Supply voltage	$V_{DD}-V_{EE}, V_{CC1}$	$V_{EE} = V_{SS} = 0\text{V}$	14	V
	V_{CC2}	$V_{EE} = V_{SS} = 0\text{V}$	5	V

Allowable Operating Conditions at $T_a = 25^\circ\text{C}$, $V_{SS} = 0\text{V}$

Supply voltage	$V_{DD}-V_{EE}, V_{CC1}$		7.5 to 15.0	V
	V_{CC2}		4.5 to 5.5	V
"H" Level input voltage	V_{IH}	CLK, DI	$0.8V_{CC2}$ to V_{CC2}	V
"L" Level input voltage	V_{IL}	CLK, DI	$0.2V_{CC2}$	V
Input pulse width	t_{pw}	CLK	1 to	μs
Setup time	t_{setup}	DI	1 to	μs
Hold time	t_{hold}	DI	1 to	μs
Operational frequency	f_{opg}	CLK	to 330	kHz

Operating Characteristicsat $T_a = 25^\circ\text{C}$, $V_{SS} = V_{EE} = 0\text{V}$, $V_{DD} = V_{CC1} = 14\text{V}$, $V_{CC2} = 5\text{V}$, $f = 1\text{kHz}$


All bands flat, via specified Test Circuit

			min	typ	max	unit
Current consumption	I_{DD}	$V_{SS} = V_{EE} = 0\text{V}$, $V_{DD} = V_{CC1} = 14\text{V}$, $V_{CC2} = 5\text{V}$			1	mA
	I_{CC1}			23	32	mA
	I_{CC2}				1	mA
Current consumption 2	I_{DD}	$V_{CC1} = \pm 7\text{V}$, $V_{DI}/V_{EE} = \pm 7\text{V}$ $V_{CC1} = \pm 7\text{V}$, $V_{DD}/V_{EE} = \pm 7\text{V}$			1	mA
	I_{CC1}			23	32	mA
	I_{CC2}				1	mA
Voltage gain	VG	$V_{IN} = -10\text{dBm}$	-4.8	-1.8	+1.2	dB
Total harmonic distortion	THD	$f = 1\text{kHz}$, $V_O = 1\text{V}$, 30kHz L.P.F		0.02	0.1	%
Crosstalk	C.T.	$f = 20\text{kHz}$, $V_{IN} = 0\text{dBm}$	45	55		dB
Output noise voltage	V_{NO}	$R_g = 0\Omega$, 10Hz to 30kHz B.P.F		7	40	μV
Setting error	ΔB		-1		+1	dB
Frequency response	$f(1)$	$f = 60\text{Hz}$	± 10	± 12	± 14	dB
	$f(2)$	$f = 150\text{Hz}$	± 10	± 12	± 14	dB
	$f(3)$	$f = 400\text{Hz}$	± 10	± 12	± 14	dB
	$f(4)$	$f = 1\text{kHz}$	± 10	± 12	± 14	dB
	$f(5)$	$f = 2.5\text{kHz}$	± 10	± 12	± 14	dB
	$f(6)$	$f = 6\text{kHz}$	± 10	± 12	± 14	dB
	$f(7)$	$f = 15\text{kHz}$	± 10	± 12	± 14	dB

Note: With constant voltage power supply.

In addition to the above items, the STK301-020 is joined by STK301-020A and STK301-020B which differ in crossover frequency.


IC name	f (1)	f (2)	f (3)	f (4)	f (5)	f (6)	f (7)
STK301-020	60Hz	150Hz	400Hz	1kHz	2.5kHz	6kHz	15kHz
STK301-020A	60Hz	125Hz	250Hz	500Hz	1kHz	3.5kHz	10kHz
STK301-020B	60Hz	125Hz	250Hz	500Hz	1kHz	3.5kHz	12kHz

Internal Equivalent Circuit


STK301-020

Application Circuit Example

■ + Power Supply





■ ± Power Supply



STK301-020

Pin Descriptions

Pin No.	Pin name	Functions
3	+V _{CC1}	Power supply pin used for + power supply to IC2 and IC3 graphic equalizer.
4, 18	DC	Pin for 1/2 V _{CC1} decoupling capacitor of graphic equalizer iC. When shortened, power supply becomes more effective and ripples are vulnerable.
5	OUTPUT 1	Output pin 1.
6	INPUT 1	Input impedance for input pin 1 rated at approximately 60Ω (1 kHz, flat).
8	V _{SS}	Power supply pin connected to ground (GND).
9	V _{EE}	Power supply pin used for audio signal power supply to electronic volume section. When single power supply is used, connect to V _{SS} .
10	CLK	 Input pin for data from CPU according to Schmitt inverter format.
11	DI	
12	+V _{CC2}	Power supply pin rated at +5 V (typ). Make sure that V _{CC2} does not onset before V _{DD} .
13	GND (-V _{CC1})	Power supply pin for ground (- power supply) of IC2 and IC3 graphic equalizer.
14	V _{DD}	Power supply pin used for audio signal power supply to electronic volume section.
15	S	 Select pin for applications using two ICs. Input "1" to initiate key code 7C3 for connecting to V _{DD} . Input "2" to initiate key code 7C2 for connecting to V _{EE} .
16	INPUT 2	Input impedance for input pin 2 rated at approximately 60Ω (1 kHz, flat).
17	OUTPUT 2	Output pin 2.

- Note: 1. Pins 1, 2, 7 are designated as NC pins (pins with no connections).
2. Refer to LC7522 or LC7523 specifications concerning pins which do not appear here and are hybrid IC (HIC) pins connected directly to a LC7522 or LC7523 pins.

Description of Operation

The STK301-020 is a hybrid IC (HIC) with a 7 – component 2-channel construction for electronically controlled graphic equalizer applications. It employs a LC7522 for graphic equalizer electronic volume and a LA3607 for 7 – component graphic equalizer functions.

Equivalent Circuit Block Diagram





Fig. 1 Equivalent Circuit Block Diagram

STK301-020

Pins f(1) through f(7) are used as pin connections for the LC7522 band filter. Supported frequencies and their pin assignments are listed in the following.

Pin Name	Frequency
f (1)	60Hz
f (2)	150Hz
f (3)	400Hz
f (4)	1kHz
f (5)	2.5kHz
f (6)	6kHz
f (7)	15kHz

In order to minimize the noise which occurs during changeover, connections are made using 1 MΩ resistors from pins f(1) through f(7) to 1/2 V_{CC}1.



Resistor Equivalent Circuit
(single band)

Principles of Operation

The graphic equalizer section is constructed from 7 resonance circuits and output buffer amplifiers (every channel); variable resistors (LC7522) and resonance circuit capacitors C1 and C2 are built-in. Resonance circuits utilize semiconductor inductors and apply resonance to reduced impedance; all frequency gains are altered.

(1) Resonance Circuit

Semiconductor inductors replace the L of the R, L, C series resonance circuit with a CR element passing through the buffer function of active elements such as the transistor and op-amp (operational amplifier) thereby effecting the equivalent operation of a R, L, C series resonance circuit. The STK301-020 resonance circuit buffer is constructed using transistors and arranged as illustrated in Figure 2.

Resonance frequency f_0 is determined using the following formula:

$$f_0 = \frac{1}{2\pi \sqrt{C1 \cdot C2 \cdot R1 \cdot R2}}$$





Fig. 2 Resonance Circuit

(2) Flat, Boost and Cut

Gains matching resonance circuit frequency gains are altered by altering the built-in resonance circuits and electronic volume. Figure 3 is presented to describe the equivalent circuit. Z represents the impedance of the resonance circuit in Figure 2.



Z : Resonance circuit impedance
VR : Equivalent to LC7522

Fig. 3 Equivalent Circuit

(3) Flat

When the volume is set to the midrange position and $R_i = R_{NF}$, the following relationships are established:


$$e_i' = \frac{R/2}{R_i = R/2} \cdot e_i$$

$$A_V = \frac{R_{NF} + R/2}{R/2} \text{ in which}$$

$$e_o = A_V \cdot e_i' = e_i$$

with no relation to the resonance circuit and frequency characteristics become flat.

When VR is set to R, the resistance value using a VR sector position becomes R/2.



(4) Boost


When the volume is set to the boost position, resonance circuit is linked to the NF loop of the output buffer amplifier. Under these circumstances and when $R \geq R_i$ and R_{NF} , the following relationship exist:

$$A_V = \frac{R_{NF} + Z}{Z}$$

is established and output voltage e_o is calculated as

$$e_o = A_V \cdot e_i = \frac{R_{NF} + Z}{Z} \cdot e_i$$

The gain becomes a minimum when the resonance circuit has Z at a minimum so that the frequency option is boosted.



(5) Cut


When volume is set to the cut side, resonance circuit is linked to the input side of the output buffer amplifier. Under these circumstances and when ignoring R similarly to boost, the following relationship exist:

$$e_i' = \frac{Z}{R_i + Z} \cdot e_i, A_V = 1$$

is established and output voltage e_o is calculated as

$$e_o = A_V \cdot e_i' = \frac{Z}{R_i + Z} \cdot e_i$$

The gain becomes a minimum when the resonance circuit has Z at a minimum so that the frequency option is cut.




(6) Resonance Circuit Crest Acuteness (Q)

Resonance circuit crest acuteness is determined by comparing frequency widths $\omega_2 - \omega_1$ for $G_V \max / \sqrt{2}$ where $G_V \max$ represents point ω_0 as the maximum value of the resonance circuit crest.

The following formula is used to calculate the value for Q:


$$Q = \sqrt{\frac{C_1 \cdot R_2}{C_2 \cdot R_1}}$$

As the value for Q becomes larger, the participating frequency bandwidth of the resonance circuit becomes narrower. Although neighboring bands distinction is precise, the swell of frequency characteristics under total boost is larger while the peak of the resultant frequency is lowered.





STK301-020

With the STK301-020, few crossover bands exist with an increase in swell during total boost. Pass-band-ripple (P.B.R.) width at this time is 4 dB with Q set at 3.5 fore and aft.



Data Code






- (1) Turning on the power initiates a process which transmits no data (0) for 60 clock cycles (initialization clock). When data is stopped in route, the remaining data is sent only after the clock has been initialized.
- (2) Using DI and CLK in conjunction with LC7560 (or equivalent) involves the transmission of the maximum initialization clock to those devices involved.




Things to Note

1. A 1000pF rated capacitor (or higher) should be installed between the current pin and V_{SS} .
2. When the control signal on the microcontroller side onsets faster than STK301-020's V_{DD} , a resistor rated at 2k Ω or more should be placed on the DI and CLK line.
3. Since the STK301-020 is equipped with a built-in CMOS LSI, sufficient caution should be extended to damage caused by static electricity.
4. Refer to the specification sheet for itemized details about the LC7522.

STK301-020



STK301-020



Information (including circuit diagrams and circuit parameters) herein is for example only ; it is not guaranteed for volume production.

SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.