


## 5 V, 64 Kbit (8 Kb x 8) ZEROPOWER® SRAM

### **Features**

- Integrated, ultra low power SRAM and powerfail control circuit
- Unlimited WRITE cycles
- READ cycle time equals WRITE cycle time
- Automatic power-fail chip deselect and WRITE protection
- WRITE protect voltages (V<sub>PFD</sub> = power-fail deselect voltage):
  - M48Z08:  $V_{CC} = 4.75 \text{ to } 5.5 \text{ V}$  $4.5 \text{ V} \le V_{PFD} \le 4.75 \text{ V}$
  - M48Z18:  $V_{CC}$  = 4.5 to 5.5 V 4.2 V  $\leq$  V<sub>PFD</sub>  $\leq$  4.5 V
- Self-contained battery in the CAPHAT<sup>TM</sup> DIP package
- Pin and function compatible with JEDEC standard 8 K x 8 SRAMs
- RoHS compliant
  - Lead-free second level interconnect



Contents M48Z08, M48Z18

## **Contents**

1	Desc	cription	. 5
2	Oper	ration modes	. 7
	2.1	READ mode	7
	2.2	WRITE mode	8
	2.3	Data retention mode	10
	2.4	V <sub>CC</sub> noise and negative going transients	11
3	Maxi	mum ratings	12
4	DC a	and AC parameters	13
5	Pack	age mechanical data	16
6	Part	numbering	17
7	Envii	ronmental information	18
8	Revis	sion history	19

M48Z08, M48Z18 List of tables

## **List of tables**

Table 1.	Signal names	5
Table 2.	Operating modes	7
Table 3.	READ mode AC characteristics	8
Table 4.	WRITE mode AC characteristics	10
Table 5.	Absolute maximum ratings	12
Table 6.	Operating and AC measurement conditions	13
Table 7.	Capacitance	
Table 8.	DC characteristics	14
Table 9.	Power down/up AC characteristics	15
Table 10.	Power down/up trip points DC characteristics	15
Table 11.	PCDIP28 – 28-pin plastic DIP, battery CAPHAT™, package mech. data	
Table 12.	Ordering information scheme	17
Table 13.	Document revision history	19

List of figures M48Z08, M48Z18

# **List of figures**

Figure 1.	Logic diagram	5
Figure 2.	DIP connections	6
Figure 3.	Block diagram	6
Figure 4.	READ mode AC waveforms	8
Figure 5.	WRITE enable controlled, WRITE mode AC waveform	9
Figure 6.	Chip enable controlled, WRITE mode AC waveforms	9
Figure 7.	Supply voltage protection	. 11
Figure 8.	AC testing load circuit	. 13
Figure 9.	Power down/up mode AC waveforms	. 14
Figure 10.	PCDIP28 – 28-pin plastic DIP, battery CAPHAT™, package outline	. 16
Figure 11	Recycling symbols	18

M48Z08, M48Z18 Description

### 1 Description

The M48Z08/18 ZEROPOWER $^{\circledR}$  RAM is an 8 K x 8 non-volatile static RAM which is pin and function compatible with the DS1225.

The monolithic chip provides a highly integrated battery-backed memory solution.

The M48Z08/18 is a non-volatile pin and function equivalent to any JEDEC standard 8 K x 8 SRAM. It also easily fits into many ROM, EPROM, and EEPROM sockets, providing the non-volatility of PROMs without any requirement for special write timing or limitations on the number of writes that can be performed.

The 28-pin, 600 mil DIP CAPHAT™ houses the M48Z08/18 silicon with a long-life lithium button cell in a single package.






Table 1. Signal names

A0-A12	Address inputs
DQ0-DQ7	Data inputs / outputs
Ē	Chip enable
G	Output enable
W	WRITE enable
V <sub>CC</sub>	Supply voltage
V <sub>SS</sub>	Ground
NC	Not connected internally

Description M48Z08, M48Z18

Figure 2. DIP connections





Figure 3. Block diagram



M48Z08, M48Z18 Operation modes

### 2 Operation modes

The M48Z08/18 also has its own power-fail detect circuit. The control circuitry constantly monitors the single 5 V supply for an out of tolerance condition. When  $V_{CC}$  is out of tolerance, the circuit write protects the SRAM, providing a high degree of data security in the midst of unpredictable system operation brought on by low  $V_{CC}$ . As  $V_{CC}$  falls below approximately 3 V, the control circuitry connects the battery which maintains data until valid power returns.

Table 2. Operating modes

Mode	V <sub>CC</sub>	E	G	W	DQ0-DQ7	Power
Deselect		$V_{IH}$	Х	Х	High Z	Standby
WRITE	4.75 to 5.5 V or	V <sub>IL</sub>	Х	V <sub>IL</sub>	D <sub>IN</sub>	Active
READ	4.5 to 5.5 V	$V_{IL}$	$V_{IL}$	$V_{IH}$	D <sub>OUT</sub>	Active
READ		$V_{IL}$	V <sub>IH</sub>	V <sub>IH</sub>	High Z	Active
Deselect	V <sub>SO</sub> to V <sub>PFD</sub> (min) <sup>(1)</sup>	Х	Х	Х	High Z	CMOS standby
Deselect	≤ V <sub>SO</sub> <sup>(1)</sup>	Х	Х	Х	High Z	Battery backup mode

<sup>1.</sup> See Table 10 on page 15 for details.

Note:  $X = V_{IH}$  or  $V_{IL}$ ;  $V_{SO} = Battery$  backup switchover voltage.

#### 2.1 READ mode

The M48Z08/18 is in the READ mode whenever  $\overline{W}$  (WRITE enable) is high and  $\overline{E}$  (chip enable) is low. The device architecture allows ripple-through access of data from eight of 65,536 locations in the static storage array. Thus, the unique address specified by the 13 address inputs defines which one of the 8,192 bytes of data is to be accessed. Valid data will be available at the data I/O pins within address access time ( $t_{AVQV}$ ) after the last address input signal is stable, providing that the  $\overline{E}$  and  $\overline{G}$  access times are also satisfied. If the  $\overline{E}$  and  $\overline{G}$  access times are not met, valid data will be available after the latter of the chip enable access time ( $t_{ELQV}$ ) or output enable access time ( $t_{GLQV}$ ).

The state of the eight three-state data I/O signals is controlled by  $\overline{E}$  and  $\overline{G}$ . If the outputs are activated before  $t_{AVQV}$ , the data lines will be driven to an indeterminate state until  $t_{AVQV}$ . If the address inputs are changed while  $\overline{E}$  and  $\overline{G}$  remain active, output data will remain valid for output data hold time ( $t_{AXQX}$ ) but will go indeterminate until the next address access.

Operation modes M48Z08, M48Z18

tAVAV A0-A12 **VALID** tAVQV - tAXQX tELQV tEHQZ Ē tELQX tGLQV tGHQ7 G tGLQX DQ0-DQ7 VALID AI01385

Figure 4. READ mode AC waveforms

Note: WRITE enable  $(\overline{W})$  = high.

Table 3. READ mode AC characteristics

Cymbol	Parameter <sup>(1)</sup>	M48Z08	M48Z08/M48Z18		
Symbol		Min	Max	- Unit	
t <sub>AVAV</sub>	READ cycle time	100		ns	
t <sub>AVQV</sub>	Address valid to output valid		100	ns	
t <sub>ELQV</sub>	Chip enable low to output valid		100	ns	
t <sub>GLQV</sub>	Output enable low to output valid		50	ns	
t <sub>ELQX</sub> (2)	Chip enable low to output transition	10		ns	
t <sub>GLQX</sub> (2)	Output enable low to output transition	5		ns	
t <sub>EHQZ</sub> (2)	Chip enable high to output Hi-Z		50	ns	
t <sub>GHQZ</sub> (2)	Output enable high to output Hi-Z		40	ns	
t <sub>AXQX</sub>	Address transition to output transition	5		ns	

<sup>1.</sup> Valid for ambient operating temperature:  $T_A = 0$  to 70 °C;  $V_{CC} = 4.75$  to 5.5 V or 4.5 to 5.5 V (except where noted).

### 2.2 WRITE mode

The M48Z08/18 is in the WRITE mode whenever  $\overline{W}$  and  $\overline{E}$  are active. The start of a WRITE is referenced from the latter occurring falling edge of  $\overline{W}$  or  $\overline{E}$ .

A WRITE is terminated by the earlier rising edge of  $\overline{W}$  or  $\overline{E}$ . The addresses must be held valid throughout the cycle.  $\overline{E}$  or  $\overline{W}$  must return high for a minimum of  $t_{EHAX}$  from chip enable or  $t_{WHAX}$  from WRITE Enable prior to the initiation of another READ or WRITE cycle. Datain must be valid  $t_{DVWH}$  prior to the end of WRITE and remain valid for  $t_{WHDX}$  afterward.  $\overline{G}$  should be kept high during WRITE cycles to avoid bus contention; although, if the output bus has been activated by a low on  $\overline{E}$  and  $\overline{G}$ , a low on  $\overline{W}$  will disable the outputs  $t_{WLQZ}$  after  $\overline{W}$  falls.

<sup>2.</sup>  $C_L = 30 pF$ .

M48Z08, M48Z18 Operation modes

Figure 5. WRITE enable controlled, WRITE mode AC waveform





Figure 6. Chip enable controlled, WRITE mode AC waveforms



Operation modes M48Z08, M48Z18

M48Z08/M48Z18 Parameter<sup>(1)</sup> **Symbol** Unit Min Max WRITE cycle time 100  $t_{AVAV}$ ns Address valid to WRITE enable low 0 t<sub>AVWI</sub> ns Address valid to chip enable 1 low 0 ns t<sub>AVEL</sub> WRITE enable pulse width 80  $t_{WLWH}$ ns Chip enable low to chip enable 1 high 80 t<sub>ELEH</sub> ns WRITE enable high to address transition 10 t<sub>WHAX</sub> 10 Chip enable high to address transition t<sub>EHAX</sub> ns Input valid to WRITE enable high 50 ns t<sub>DVWH</sub> Input valid to chip enable 1 high 30 t<sub>DVEH</sub> ns WRITE enable high to input transition 5 ns  $t_{WHDX}$ Chip enable high to input transition 5 t<sub>EHDX</sub> ns  $t_{WLQZ}^{\overline{(2)(3)}}$ WRITE enable low to output Hi-Z 50 ns Address valid to WRITE enable high 80 t<sub>AVWH</sub> ns Address valid to chip enable high 80 t<sub>AVEH</sub> ns

Table 4. WRITE mode AC characteristics

10

 $t_{WHQX}^{(2)(3)}$ 

WRITE enable high to output transition

### 2.3 Data retention mode

With valid  $V_{CC}$  applied, the M48Z08/18 operates as a conventional BYTEWIDE<sup>TM</sup> static RAM. Should the supply voltage decay, the RAM will automatically power-fail deselect, write protecting itself when  $V_{CC}$  falls within the  $V_{PFD}$  (max),  $V_{PFD}$  (min) window. All outputs become high impedance, and all inputs are treated as "Don't care."

Note:

A power failure during a WRITE cycle may corrupt data at the currently addressed location, but does not jeopardize the rest of the RAM's content. At voltages below  $V_{PFD}$  (min), the user can be assured the memory will be in a write protected state, provided the  $V_{CC}$  fall time is not less than  $t_F$  The M48Z08/18 may respond to transient noise spikes on  $V_{CC}$  that reach into the deselect window during the time the device is sampling  $V_{CC}$ . Therefore, decoupling of the power supply lines is recommended.

When  $V_{CC}$  drops below  $V_{SO}$ , the control circuit switches power to the internal battery which preserves data. The internal button cell will maintain data in the M48Z08/18 for an accumulated period of at least 11 years when  $V_{CC}$  is less than  $V_{SO}$ .

As system power returns and  $V_{CC}$  rises above  $V_{SO}$ , the battery is disconnected, and the power supply is switched to external  $V_{CC}$ . Write protection continues until  $V_{CC}$  reaches  $V_{PFD}$  (min) plus  $t_{rec}$  (min).  $\overline{E}$  should be kept high as  $V_{CC}$  rises past  $V_{PFD}$  (min) to prevent inadvertent write cycles prior to system stabilization. Normal RAM operation can resume  $t_{rec}$  after  $V_{CC}$  exceeds  $V_{PFD}$  (max). For more information on battery storage life refer to the application note AN1012.

<sup>1.</sup> Valid for ambient operating temperature:  $T_A = 0$  to 70 °C;  $V_{CC} = 4.75$  to 5.5 V or 4.5 to 5.5 V (except where noted).

<sup>2.</sup>  $C_L = 30 pF$ .

<sup>3.</sup> If  $\overline{E}$  goes low simultaneously with  $\overline{W}$  going low, the outputs remain in the high impedance state.


M48Z08, M48Z18 Operation modes

### 2.4 V<sub>CC</sub> noise and negative going transients

 $I_{CC}$  transients, including those produced by output switching, can produce voltage fluctuations, resulting in spikes on the  $V_{CC}$  bus. These transients can be reduced if capacitors are used to store energy which stabilizes the  $V_{CC}$  bus. The energy stored in the bypass capacitors will be released as low going spikes are generated or energy will be absorbed when overshoots occur. A ceramic bypass capacitor value of 0.1  $\mu$ F (as shown in *Figure 7*) is recommended in order to provide the needed filtering.

In addition to transients that are caused by normal SRAM operation, power cycling can generate negative voltage spikes on  $V_{CC}$  that drive it to values below  $V_{SS}$  by as much as one volt. These negative spikes can cause data corruption in the SRAM while in battery backup mode. To protect from these voltage spikes, STMicroelectronics recommends connecting a Schottky diode from  $V_{CC}$  to  $V_{SS}$  (cathode connected to  $V_{CC}$ , anode to  $V_{SS}$ ). Schottky diode 1N5817 is recommended for through hole and MBRS120T3 is recommended for surface mount.

Figure 7. Supply voltage protection



Maximum ratings M48Z08, M48Z18

## 3 Maximum ratings

Stressing the device above the rating listed in the absolute maximum ratings table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 5. Absolute maximum ratings

Symbol	Parameter	Value	Unit
T <sub>A</sub>	Ambient operating temperature	0 to 70	°C
T <sub>STG</sub>	Storage temperature (V <sub>CC</sub> off, oscillator off)	-40 to 85	°C
T <sub>SLD</sub> <sup>(1)</sup>	Lead solder temperature for 10 seconds	260	°C
V <sub>IO</sub>	Input or output voltages	-0.3 to 7	V
V <sub>CC</sub>	Supply voltage	-0.3 to 7	V
Io	Output current	20	mA
P <sub>D</sub>	Power dissipation	1	W

Soldering temperature of the IC leads is to not exceed 260 °C for 10 seconds. In order to protect the lithium battery, preheat temperatures must be limited such that the battery temperature does not exceed +85 °C. Furthermore, the devices shall not be exposed to IR reflow.

Caution:

Negative undershoots below –0.3 V are not allowed on any pin while in the battery backup mode.

### 4 DC and AC parameters

This section summarizes the operating and measurement conditions, as well as the DC and AC characteristics of the device. The parameters in the following DC and AC characteristic tables are derived from tests performed under the measurement conditions listed in the relevant tables. Designers should check that the operating conditions in their projects match the measurement conditions when using the quoted parameters.

Table 6. Operating and AC measurement conditions

Parameter	M48Z08	M48Z18	Unit
Supply voltage (V <sub>CC</sub> )	4.75 to 5.5	4.5 to 5.5	V
Ambient operating temperature (T <sub>A</sub> )	0 to 70	0 to 70	°C
Load capacitance (C <sub>L</sub> )	100	100	pF
Input rise and fall times	≤ 5	≤ 5	ns
Input pulse voltages	0 to 3	0 to 3	V
Input and output timing ref. voltages	1.5	1.5	V

Note: Output Hi-Z is defined as the point where data is no longer driven.

Figure 8. AC testing load circuit




Table 7. Capacitance

Symbol	Parameter <sup>(1)(2)</sup>	Min	Max	Unit
C <sub>IN</sub>	Input capacitance	-	10	pF
C <sub>IO</sub> (3)	Input / output capacitance	-	10	pF


- 1. Effective capacitance measured with power supply at 5 V; sampled only, not 100% tested.
- 2. At 25 °C, f = 1 MHz.
- 3. Outputs deselected.

Table 8. DC characteristics

Symbol	Parameter	Test condition <sup>(1)</sup>	Min	Max	Unit
I <sub>LI</sub>	Input leakage current	$0 \text{ V} \leq V_{IN} \leq V_{CC}$		±1	μΑ
I <sub>LO</sub> <sup>(2)</sup>	Output leakage current	$0 \text{ V} \leq \text{V}_{OUT} \leq \text{V}_{CC}$		±1	μΑ
I <sub>CC</sub>	Supply current	Outputs open		80	mA
I <sub>CC1</sub>	Supply current (standby) TTL	$\overline{E} = V_IH$		3	mA
I <sub>CC2</sub>	Supply current (standby) CMOS	$\overline{E} = V_{CC} - 0.2 \text{ V}$		3	mA
V <sub>IL</sub>	Input low voltage		-0.3	0.8	V
V <sub>IH</sub>	Input high voltage		2.2	V <sub>CC</sub> + 0.3	V
V <sub>OL</sub>	Output low voltage	I <sub>OL</sub> = 2.1 mA		0.4	V
V <sub>OH</sub>	Output high voltage	$I_{OH} = -1 \text{ mA}$	2.4		V

<sup>1.</sup> Valid for ambient operating temperature:  $T_A = 0$  to 70 °C;  $V_{CC} = 4.75$  to 5.5 V or 4.5 to 5.5 V (except where noted

Figure 9. Power down/up mode AC waveforms



Note:

Inputs may or may not be recognized at this time. Caution should be taken to keep  $\overline{E}$  high as  $V_{CC}$  rises past  $V_{PFD}$  (min). Some systems may perform inadvertent WRITE cycles after  $V_{CC}$  rises above  $V_{PFD}$  (min) but before normal system operations begin. Even though a power on reset is being applied to the processor, a reset condition may not occur until after the system is running.

<sup>2.</sup> Outputs deselected.

Table 9. Power down/up AC characteristics

Symbol	Parameter <sup>(1)</sup>	Min	Max	Unit
t <sub>PD</sub>	E or W at V <sub>IH</sub> before power down	0	-	μs
t <sub>F</sub> <sup>(2)</sup>	V <sub>PFD</sub> (max) to V <sub>PFD</sub> (min) V <sub>CC</sub> fall time	300	-	μs
t <sub>FB</sub> <sup>(3)</sup>	V <sub>PFD</sub> (min) to V <sub>SS</sub> V <sub>CC</sub> fall time	10	-	μs
t <sub>R</sub>	V <sub>PFD</sub> (min) to V <sub>PFD</sub> (max) V <sub>CC</sub> rise time	0	-	μs
t <sub>RB</sub>	V <sub>SS</sub> to V <sub>PFD</sub> (min) V <sub>CC</sub> rise time	1	-	μs
t <sub>rec</sub>	E or W at V <sub>IH</sub> before power-up	2	-	ms

- 1. Valid for ambient operating temperature:  $T_A$  = 0 to 70 °C;  $V_{CC}$  = 4.75 to 5.5 V or 4.5 to 5.5 V (except where noted).
- 2.  $V_{PFD}$  (max) to  $V_{PFD}$  (min) fall time of less than  $t_F$  may result in deselection/write protection not occurring until 200  $\mu$ s after  $V_{CC}$  passes  $V_{PFD}$  (min).
- 3.  $\rm \ V_{PFD}$  (min) to  $\rm V_{SS}$  fall time of less than  $\rm t_{FB}$  may cause corruption of RAM data.

Table 10. Power down/up trip points DC characteristics

Symbol	Parameter <sup>(1)(2)</sup>		Min	Тур	Max	Unit
V	Power-fail deselect voltage M48Z08 M48Z18	M48Z08	4.5	4.6	4.75	V
V <sub>PFD</sub>		4.2	4.3	4.5	V	
V <sub>SO</sub>	Battery backup switchover voltage			3.0		V
t <sub>DR</sub> <sup>(3)</sup>	Expected data retention time		11			Years

- 1. All voltages referenced to V<sub>SS</sub>.
- 2. Valid for ambient operating temperature:  $T_A = 0$  to 70 °C;  $V_{CC} = 4.75$  to 5.5 V or 4.5 to 5.5 V (except where noted).
- 3. At 25 °C,  $V_{CC} = 0 \text{ V}$ .

#### Package mechanical data 5

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark

Α2 еЗ D Ε PCDIP

Figure 10. PCDIP28 – 28-pin plastic DIP, battery CAPHAT™, package outline


Note: Drawing is not to scale.

Table 11. PCDIP28 – 28-pin plastic DIP, battery CAPHAT™, package mech. data

Symb	mm			inches		
	Тур	Min	Max	Тур	Min	Max
Α		8.89	9.65		0.350	0.380
A1		0.38	0.76		0.015	0.030
A2		8.38	8.89		0.330	0.350
В		0.38	0.53		0.015	0.021
B1		1.14	1.78		0.045	0.070
С		0.20	0.31		0.008	0.012
D		39.37	39.88		1.550	1.570
Е		17.83	18.34		0.702	0.722
e1		2.29	2.79		0.090	0.110
e3	33.02			1.3		
eA		15.24	16.00		0.600	0.630
L		3.05	3.81		0.120	0.150
N	28			28		

M48Z08, M48Z18 Part numbering

## 6 Part numbering




blank = ECOPACK® package, tubes

TR = ECOPACK® package, tape & reel

For other options, or for more information on any aspect of this device, please contact the ST sales office nearest you.

### 7 Environmental information

Figure 11. Recycling symbols



This product contains a non-rechargeable lithium (lithium carbon monofluoride chemistry) button cell battery fully encapsulated in the final product.

Recycle or dispose of batteries in accordance with the battery manufacturer's instructions and local/national disposal and recycling regulations.

Please refer to the following web site address for additional information regarding compliance statements and waste recycling.

Go to www.st.com/nvram, then select "Lithium Battery Recycling" from "Related Topics".

M48Z08, M48Z18 Revision history

# 8 Revision history

Table 13. Document revision history

Date	Revision	Changes	
Mar-1999	1	First issue	
19-Jul-2001	2	2-socket SOH and 2-pin SH packages removed; reformatted; temperature information added to tables ( <i>Table 7, 8, 3, 4, 9, 10</i> )	
19-Dec-2001	2.1	Remove all references to "clock"	
21-Dec-2001	2.2	Changes to text to reflect addition of M48Z08Y option	
20-May-2002	2.3	Modify reflow time and temperature footnotes (Table 5)	
10-Sep-2002	2.4	Remove all references to "SNAPHAT" and M48Z08Y part (Figure 1; Table 5, 6, 3, 4, 10, 12)	
01-Apr-2003	3	v2.2 template applied; updated test condition (Table 10)	
28-Aug-2004	4	Reformatted; removed references to 'crystal' (Figure 1)	
14-Dec-2005	5	Updated template, Lead-free text, removed footnote (Table 8, 12)	
24-Mar-2009	6	Reformatted document; added text to Section 5: Package mechanical data; added Section 7: Environmental information.	
27-May-2010	7	Updated Section 3: Maximum ratings, Table 11; reformatted document; minor textual changes.	

#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2010 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

20/20 Doc ID 2424 Rev 7

