128Mb (2Mx4Bankx16) Synchronous DRAM

Feature

- Fully synchronous to positive clock edge
- Single 3.3V +/- 0.3V power supply
- LVTTL compatible with multiplexed address
- Programmable Burst Length (B/ L) 1,2,4, 8 or full page
- Programmable CAS Latency (C/L) 2 or 3
- Data Mask (DQM) for Read / Write masking
- Programmable wrap sequence
 - Sequential (B/ L = 1/2/4/8/full page)
 - Interleave (B/ L = 1/2/4/8)
- Burst read with single-bit write operation
- All inputs are sampled at the rising edge of the system clock.
- · Auto refresh and self refresh
- 4,096 refresh cycles / 64ms (15.625us)

Description

The EM488M1644VTC is Synchronous Dynamic Random Access Memory (SDRAM) organized as 2Meg words x 4 banks x 16 bits.All inputs and outputs are synchronized with the positive edge of the clock.

The 128Mb SDRAM uses synchronized pipelined architecture to achieve high speed data transfer rates and is designed to operate at 3.3V low power memory system. It also provides auto refresh with power saving / down mode. All inputs and outputs voltage levels are compatible with LVTTL. Packages: TSOPII 54P 400mil

Ordering Information

Part No	Organization	Max. Freq	Package	Power	Pb
EM488M1644VTC -75F	8M X16	133MHz @CL3	54pin TSOP (II)	Commercial	Free
EM488M1644VTC -7F	8M X16	143MHz @CL3	54pin TSOP (II)	Commercial	Free

* EOREX reserves the right to change products or specification without notice.

Absolute Maximum Ratings

Symbol	Item	Units	
V _{IN} , V _{OUT}	Input, Output Voltage	-0.3 ~ 4.6	V
V_{DD}, V_{DDQ}	Power Supply Voltage	-0.3 ~ 4.6	V
Τ _{οΡ}	Operating Temperature	0 ~ 70	°C
T _{STG}	Storage Temperature	-55 ~ 150	°C
PD	Power Dissipation	1	W
l _{os}	Short Circuit Current	50	mA

Note: Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended DC Operation Conditions (Ta = 0 ~ 70 °C)

Symbol	Parameter	Min.	Typical	Typical	Units
V _{DD}	Power Supply Voltage	3.0	3.3	3.6	V
V _{DDQ}	Power Supply Voltage (for I/O Buffer)	3.0	3.3	3.6	V
VIH	Input logic high voltage	2.0		V _{DD} +0.3	V
VIL	Input logic low voltage	-0.3		0.8	V

Note: 1. All voltage referred to VSS.

- 2. V_{IH} (max) = 5.6V for pulse width \leq 3ns
- 3. V_{IL} (min) = -2.0V for pulse width \leq 3ns

Capacitance (Vcc =3.3V, f = 1MHz, Ta = 25°C)

Symbol	Parameter	Min.	Max.	Units
CCLK	Clock capacitance	2.5	3.5	рF
C	Input capacitance for CLK, CKE, Address, /CS,	2.5	3.8	pF
	/RAS, /CAS, /WE, DQML, DQMU			
Co	Input/Output capacitance	4.0	6.5	рF

Recommended DC Operating Conditions

(VDD = 3.3V +/- 0.3 V, Ta = 0 \sim 70 $^{\circ}\mathrm{C}$)

Parameter	Symbol	Test condition	MAX	Units	Notes
				mA	
Operating current	I _{CC1}	Burst length = 1,	85	mA	1
		$t_{RC} \ge t_{RC}$ (min), I_{OL} = 0 mA,			
		One bank active			
Precharge standby	I _{CC2P}	$CKE \le V_{IL}$ (max.), t_{CK} = 15 ns	2.5	mA	
current in power down	I _{CC2PS}	СКЕ ≤ V _{IL} (max.), t _{ск} = ∞	2.5	mA	
mode					
Precharge standby	I _{CC2N}	$CKE \ge V_{IL}$ (min.), t_{CK} =15ns,	35	mA	
current in non-power		$/CS \ge V_{IH}$ (min.) Input signals are			
down mode		changed one time during 30ns			
	I _{CC2NS}	$CKE \ge V_{IL}$ (min.), $t_{CK} = \infty$	10	mA	
		Input signals are stable			
Active standby current	I _{CC3P}	CKE \leq V _{IL} (max), t _{CK} = 15ns	10	mA	
in power down mode	I _{CC3PS}	$CKE \le V_{IL}$ (max), $t_{CK} = \infty$	10	mA	
Active standby current	I _{CC3N}	$CKE \ge V_{IL}$ (min), t_{CK} = 15ns,	45	mA	
in non-power down		$/CS \ge V_{IH}$ (min) Input signals are			
mode		changed one time during 30ns			
	I _{CC3NS}	$CKE \ge V_{IL}$ (min), $t_{CK} = \infty$	35	mA	
		Input signals are stable			
operating current	I _{CC4}	$t_{\text{CCD}} \geq 2CLKs$, I_{OL} = 0 mA		mA	2
(Burst mode)			110		
Refresh current	I _{CC5}	$t_{RC} \ge t_{RC}(min.)$	170	mA	3
Self Refresh current	I _{CC6}	CKE ≤ 0.2V	3	mA	4

* All voltages referenced to Vss.

Note : 1. I_{CC1} depends on output loading and cycle rates.

Specified values are obtained with the output open.

- Input signals are changed only one time during tCK (min)
- 2. $I_{\mbox{\tiny CC4}}$ depends on output loading and cycle rates.

Specified values are obtained with the output open.

Input signals are changed only one time during tCK (min)

- 3. Input signals are changed only one time during tCK (min)
- 4. Standard power version.


Recommended DC Operating Conditions (Con	ntinued)
------------------------------------------	----------

Parameter	Symbol	Test condition	Min.	Max.	Unit
Input leakage current	۱ _{۱L}	$0 \le V_1 \le V_{DDQ}, V_{DDQ}=V_{DD}$	-0.5	+0.5	uA
		All other pins not under test=0 V			
Output leakage current	I _{OL}	$0 \le V_O \le V_{DDQ}$, D_{OUT} is disabled	-0.5	+0.5	uA
High level output voltage	V _{OH}	lo = -4mA	2.4		V
Low level output voltage	Vol	lo = +4mA		0.4	V

AC Operating Test Conditions

(V_{DD} = 3.3V +/- 0.3 V, Ta = 0 ~ 70°C)

Output Reference Level	1.4V / 1.4V
Output Load	See diagram as below
Input Signal Level	2.4V / 0.4V
Transition Time of Input Signals	2ns
Input Reference Level	1.4V



Operating AC Characteristics

(VDD = 3.3V +/- 0.3 V, Ta = 0 ~ 70 °C)


Parameter	Parameter			nbol -7		.5	Units	Notes
			Min.	Max.	Min.	Max.	•	
Clock cycle time	CL = 3	t _{ск}	7		7.5		ns	
	CL = 2	1	7.5		10		ns	
Access time from CLK	CL = 3	t _{AC}		5.4		5.4	ns	
	CL = 2			5.4		6	ns	
CLK high level width		t _{сн}	2.5		2.5		ns	
CLK low level width		t _{c∟}	2.5		2.5		ns	
Data-out hold time	CL = 3	t _{он}	3		3		ns	
	CL = 2						ns	
Data-out high impedance time	CL = 3	t _{HZ}	3	7	3	7	ns	
	CL = 2						ns	
Data-out low impedance time		t∟z	0		0		ns	
Input hold time		t _{ін}	1		1		ns	
Input setup time		t _{is}	1.5		1.5		ns	
ACTIVE to ACTIVE command p	period	t _{RC}	62		67		ns	2
ACTIVE to PRECHARGE comr	mand period	t _{RAS}	42	100k	45	100k	ns	2
PRECHARGE to ACTIVE comr	nand period	t _{RP}	3		3		CLK	2
ACTIVE to READ/WRITE delay	/ time	t _{RCD}	3		3		CLK	2
ACTIVE(one) to ACTIVE(anothe	r) command	t _{RRD}	2		2		CLK	2
READ/WRITE command to RE	AD/WRITE	t _{ccd}	1		1		CLK	
command								
Data-in to PRECHARGE comm	and	t _{DPL}	2		2		CLK	
Data-in to BURST stop comma	nd	t _{BDL}	1		1		CLK	
Data-out to high impedance from PRECHARGE command	CL = 3	t _{ROH}	3		3		CLK	
	CL = 2	1	2		2		CLK	
Refresh time(4,096 cycle)		t _{EF}		64		64	ms	

* All voltages referenced to Vss.


- **Note :** 1. tHZ defines the time at which the output achieve the open circuit condition and is not referenced to output voltage levels.
 - These parameters account for the number of clock cycles and depend on the operating frequency of the clock, as follows : The number of clock cycles = Specified value of timing/clock period (Count fractions as a whole number)

EM488M1644VTC

Block Diagram



Pin Assignment : TSOP 54P




54pin TSOP-II (400mil x 875mil)

Pin Descriptions (Simplified)

Pin	Name	Pin Function
CLK	System Clock	Master Clock Input(Active on the Positive rising edge)
/CS	Chip select	Selects chip when active
CKE	Clock Enable	Activates the CLK when "H" and deactivates when "L".
		CKE should be enabled at least one cycle prior to new
		command. Disable input buffers for power down in standby.
A0 ~ A11	Address	Row address (A0 to A11) is determined by A0 to A11 level at the bank active command cycle CLK rising edge.
		CA (CA0 to CA8) is determined by A0 to A8 level at the read or
		write command cycle CLK rising edge.
		And this column address becomes burst access start address.
		A10 defines the pre-charge mode. When A10= High at the pre-
		charge command cycle, all banks are pre-charged.
		But when A10= Low at the pre-charge command cycle, only the
		bank that is selected by BA0/BA1 is pre-charged.
BA0, BA1	Bank Address	Selects which bank is to be active.
/RAS	Row address strobe	Latches Row Addresses on the positive rising edge of the CLK with /RAS "L". Enables row access & pre-charge.
/CAS	Column address strobe	Latches Column Addresses on the positive rising edge of the CLK with /CAS low. Enables column access.
/WE	Write Enable	Latches Column Addresses on the positive rising edge of the
		CLK with /CAS low. Enables column access.
UDQM / LDQM	Data input/output Mask	DQM controls I/O buffers.
DQ0 ~ 15	Data input/output	DQ pins have the same function as I/O pins on a conventional
		DRAM.
V_{DD}/V_{SS}	Power supply / Ground	$V_{\mbox{\tiny DD}}$ and $V_{\mbox{\tiny SS}}$ are power supply pins for internal circuits.
V_{DDQ} / V_{SSQ}	Power supply / Ground	$V_{\mbox{\tiny DDQ}}$ and $V_{\mbox{\tiny SSQ}}$ are power supply pins for the output buffers.
NC	No connection	This pin is recommended to be left No Connection on the device.

Simplified State Diagram



Address Input for Mode Register Set

BA1	BA0	A11	A10	A9	A 8	A7	A6	A5		A4	A3	A2	A	1	A0
		Ope	ration N	lode		1	0	Cas Lat	enc	у	BT	E	Burst L	.ength	
							1								
										1		1		V	
											Bu	rst Leng	gth		
									Sequ	uential	Inter	leave	A2	A1	A0
										1		1	0	0	0
										2		2	0	0	1
										4 8		4 3	0	1	0
								-		o erved		erved	1	0	0
										erved		erved	1	0	1
										erved		erved	1	1	0
									Full	Page	Rese	erved	1	1	1
											•				
							Burst Interle Seque	eave			A3 1 0	<u>.</u>			
				C	ASLate		Interle Seque	eave ential	5	A4	1				
					AS Late		Interle	eave ential	.5	A4 0	1				
					Reserv Reserv	ed	Interle Seque A6 0 0	eave ential 6 A ()	0 1	1				
					Reserve Reserve 2	ed	Interle Seque A6 0 0 0	eave ential)) 1	0 1 0	1	<u>.</u>			
					Reserve Reserve 2 3	ed ed	Interle Seque A6 0 0 0 0 0	eave ential)) 1 1	0 1 0 1	1				
					Reserve Reserve 2 3 Reserve	ed ed ed	Interle Seque A6 0 0 0 0 1	eave ential)) 1)	0 1 0 1 0	1				
					Reserve Reserve 3 Reserve Reserve	ed ed ed ed	Interle Seque 0 0 0 0 1	eave ential)) 1))	0 1 0 1 0 1	1				
					Reserve Reserve 2 3 Reserve	ed ed ed ed ed	Interle Seque A6 0 0 0 0 1	eave ential 3 A ((((((((((((((((((()) 1)	0 1 0 1 0	1				
					Reserve 2 3 Reserve Reserve Reserve	ed ed ed ed ed	Interle Seque 0 0 0 0 0 1 1 1 1	eave ential 3 A ((((((((((((((((((()) 1))) 1	0 1 0 1 0 1 0	1				
		BAG			Reserve 2 3 Reserve Reserve Reserve	ed ed ed ed ed	Interle Seque 0 0 0 0 1 1 1 1 1	eave ential)) 1))) 1	0 1 0 1 0 1 1					
F	BA1 0	<u>BA0</u> 0	A11		Reserve 2 3 Reserve Reserve Reserve	ed ed ed ed ed	Interle Seque 0 0 0 0 0 1 1 1 1	eave ential 3 A (((((((((((((((((((0 1 0 1 0 1 1	1 0	on Mod			

Burst Type (A3)

Burst Length	A2 A1 /	40	Sequential Addressing	Interleave Addressing
2	X X	0	0 1	0 1
	X X	0	10	10
4	X 0	0	0123	0123
	X 0	1	1230	1032
	X 1	0	2301	2301
	X 1	1	3012	3210
8	0 0	0	01234567	01234567
	0 0	1	12345670	10325476
	0 1	0	23456701	23016745
	0 1	1	34567012	32107654
	1 0	0	45670123	45670123
	1 0	1	56701234	54761032
	1 1	0	67012345	67452301
	1 1	1	70123456	76543210
Full Page *	n n	n	Cn Cn+1 Cn+2	-

* Page length is a function of I/O organization and column addressing

X16 (CA0 ~ CA8) : Full page = 512bits

Truth Table

1.Command Truth Table

Command	Symbol	СКЕ		/CS	/RAS	/CAS	/WE	BA0,	A10	A11,
		n-1	n					BA1		A9~A0
Ignore Command	DESL	Н	Х	Н	Х	Х	Х	Х	Х	Х
No operation	NOP	Н	Х	L	Н	Н	Н	Х	Х	Х
Burst stop	BSTH	Н	Х	L	Н	Н	L	Х	Х	Х
Read	READ	Н	Х	L	Н	L	Н	V	L	V
Read with auto pre-charge	READA	Н	Х	L	Н	L	Н	V	Н	V
Write	WRIT	Н	Х	L	Н	L	L	V	L	V
Write with auto pre-charge	WRITA	Н	Х	L	L	Н	Н	V	Н	V
Bank activate	ACT	Н	Х	L	L	Н	Н	V	V	V
Pre-charge select bank	PRE	Н	Х	L	L	Н	L	V	L	Х
Pre-charge all banks	PALL	Н	Х	L	L	Н	L	Х	Н	Х
Mode register set	MRS	Н	Х	L	L	L	L	L	L	V

2. DQM Truth Table

Command	Symbol	C	/CS	
		n-1	n	
Data write / output enable	ENB	Н	х	н
Data mask / output disable	MASK	Н	х	L
Upper byte write enable / output enable	BSTH	Н	х	L
Read	READ	Н	х	L
Read with auto pre-charge	READA	Н	х	L
Write	WRIT	Н	х	L
Write with auto pre-charge	WRITA	Н	х	L
Bank activate	ACT	Н	х	L
Pre-charge select bank	PRE	Н	х	L
Pre-charge all banks	PALL	Н	х	L
Mode register set	MRS	Н	х	L

3. CKE Truth Table

Command	Command Syn		Symbol CKE		/CS	/RAS	/CAS	/WE	Addr.
			n-1	n					
Activating	Clock suspend mode entry		Н	L	Х	Х	Х	Х	Х
Any	Clock suspend mode		L	L	Х	Х	Х	Х	Х
Clock suspend	Clock suspend mode exit		L	Н	Х	Х	Х	Х	Х
Idle	CBR refresh command	REF	Ξ	Η	L	L	L	Н	Х
Idle	Self refresh entry	SELF	Η	L	L	L	L	Н	Х
Self refresh	Self refresh exit		L	Н	L	Н	Н	Н	Х
			L	Н	Н	Х	Х	Х	Х
Idle	Power down entry		Н	L	Х	Х	Х	Х	Х
Power down	Power down exit		L	Н	Х	Х	Х	Х	Х

Note : H = High level, L = Low level, X = High or Low level (Don't care), V = Valid data input

4. Operative Command Table

Operative Command			Table					
Current	/CS /R /C /W		Addr. Command		Action	Notes		
state								
ldle	Н	Х	X	Х	Х	DESL	Nop or power down	2
	L	Н	Н	Х	Х	NOP or BST	Nop or power down	2
	L	Н	L	Н	BA/CA/A10	READ/READA	ILLEGAL	3
	L	Н	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL	3
	L	L	н	Н	BA/RA	ACT	Row activating	
	L	L	Н	L	BA, A10	PRE/PALL	Nop	
	L	L	L	Н	Х	REF/SELF	Refresh or self refresh	4
	L	L	L	L	Op-Code	MRS	Mode register accessing	
Row	Η	Х	Х	Х	Х	DESL	Nop	
active	L	н	Н	Х	Х	NOP or BST	Nop	
	L	Н	L	Н	BA/CA/A10	READ/READA	Begin read : Determine AP	5
	L	Н	L	L	BA/CA/A10	WRIT/WRITA	Begin write : Determine AP	5
	L	L	н	н	BA/RA	ACT	ILLEGAL	3
	L	L	н	L	BA, A10	PRE/PALL	Pre-charge	6
	L	L	L	н	Х	REF/SELF	ILLEGAL	4
	L	L	L	L	Op-Code	MRS	ILLEGAL	
Read	Н	Х	Х	X	Х	DESL	Continue burst to end \rightarrow Row active	
	L	Н	н	н	Х	NOP	Continue burst to end \rightarrow Row active	
	L	Н	н	L	Х	BST	Burst stop \rightarrow Row active	
	L	Н	L	н	BA/CA/A10	READ/READA	Terminate burst, new read : Determine AP	7
	L	L	L	L	BA/CA/A10	WRIT/WRITA	Terminate burst, start write : Determine AP	7.8
	L	L	н	н	BA/RA	ACT	ILLEGAL	3
	L	L	н	L	BA/A10	PRE/PALL	Terminate burst, pre-charging	4
	L	L	L	н	Х	REF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS	ILLEGAL	
Write	Н	Х	x	х	X	DESL	Continue burst to end \rightarrow Write recovering	
	L	Н	н	н	х	NOP	Continue burst to end \rightarrow Write recovering	
	L	Н	н	L	Х	BST	Burst stop \rightarrow Row active	
	L	Н	L	н			Terminate burst, start read: Determine AP 7, 8	7.8
	L	L	L	L	BA/CA/A10	WRIT/WRITA	Terminate burst, new write: Determine AP 7	7
	L	L	н	н	BA/RA	ACT	ILLEGAL	3
	L	L	Н	L	BA/A10	PRE/PALL	Terminate burst, pre-charging	9
	L	L	L	н	Х	REF/SELF	ILLEGAL	
		L		L	Op-Code	MRS	ILLEGAL	
	_	_		L —			I	

Remark H = High level, L = Low level, X = High or Low level (Don't care)

Current	/CS	/R	/C	/W	Addr.	Command	Action	Notes
state								
Read with AP	Н	Х	Х	X	Х	DESL	Continue burst to end \rightarrow Pre-charging	
	L	Н	Н	н	Х	NOP	Continue burst to end \rightarrow Pre-charging	
	L	Н	Н	L	Х	BST	ILLEGAL	
	L	Н	L	н	BA/CA/A10	READ/READA	ILLEGAL	3
	L	Н	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL	3
	L	L	н	н	BA/RA	ACT	ILLEGAL	3
	L	Г	н	L	BA, A10	PRE/PALL	ILLEGAL	3
	L	Г	L	н	Х	REF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS	ILLEGAL	
Write with	Н	Х	Х	Х	Х	DESL	burst to end \rightarrow Write	
AP							recovering with auto pre-charge	
	L	Н	н	н	Х	NOP	Continue burst to end \rightarrow Write	
							recovering with auto pre-charge	
	L	Н	н	L	Х	BST	ILLEGAL	
	L	Н	L	н	BA/CA/A10	READ/READA	ILLEGAL	3
	L	Н	L	L	BA/CA/A10		ILLEGAL	3
	L	L	н	н	BA/RA		ILLEGAL	3
	L	L	Н	L	BA, A10		ILLEGAL	3
	L	L	L	Н	X	REF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS	ILLEGAL	
Pre-charging	Н	X	X	X	X	DESL	Nop \rightarrow Enter idle after t _{RP}	
	L	H	Н	H	X	NOP	Nop \rightarrow Enter idle after t _{RP}	
	 L	Н	н	L	X	BST	ILLEGAL	
	L	Н	L	н	BA/CA/A10	READ/READA		3
	L	H	L	L		WRIT/WRITA	ILLEGAL	3
	L	L	Н	Н	BA/RA	ACT	ILLEGAL	3
	L	L	н		BA, A10	PRE/PALL	Nop \rightarrow Enter idle after t _{RP}	0
	L	L	L	н	<u> Х</u>	REF/SELF	ILLEGAL	
	L	L	L		Op-Code	MRS	ILLEGAL	
Row	H	X	X	X	X		Nop \rightarrow Enter idle after t _{RCD}	
activating	L	H	л Н	Г <u>л</u> Н	X	NOP	Nop \rightarrow Enter idle after t _{RCD}	
astivating						BST		
		H H	H	L H	X BA/CA/A10		ILLEGAL	3
						RERBINE	ILLEGAL	3
	L	H	L		BA/CA/A10		ILLEGAL	
			н	H	BA/RA	ACT PRE/PALL	ILLEGAL	3.1
			н		BA, A10		ILLEGAL	3
	L	L	L	H	X	REF/SELF		
	L	L	L	L	Op-Code	MRS	ILLEGAL	

Remark H = High level, L = Low level, X = High or Low level (Don't care), AP = Auto Pre-charge

eorex

EM488M1644VTC

Current	/CS	/R	/C	/W	Addr.	Command	Action	Notes
state								
Write	Н	Х	Х	х	Х	DESL	Nop \rightarrow Enter row active after t _{DPL}	
recovering	L	Н	н	н	Х	NOP	Nop \rightarrow Enter row active after t_{DPL}	
	L	Н	Н	L	Х	BST	Nop \rightarrow Enter row active after t_{DPL}	
	L	Н	L	Н	BA/CA/A10	READ/READA	Start read, Determine AP	
	L	Н	L	L	BA/CA/A10	WRIT/WRITA	New write, Determine AP	8
	L	L	н	Н	BA/RA	ACT	ILLEGAL	3
	L	L	н	L	BA, A10	PRE/PALL	ILLEGAL	3
	L	L	L	н	Х	REF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS	ILLEGAL	
Write	Н	Х	X	Х	Х	DESL	Nop \rightarrow Enter pre-charge after t_{DPL}	
recovering	L	Н	н	н	Х	NOP	Nop \rightarrow Enter pre-charge after t _{DPL}	
with AP	L	Н	н	L	Х	BST	Nop \rightarrow Enter pre-charge after t _{DPL}	
	L	Н	L	н	BA/CA/A10	READ/READA	ILLEGAL	3.8
	L	Н	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL	3
	L	L	Н	Н	BA/RA	ACT	ILLEGAL	3
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL	
	L	L	L	Н	Х	REF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS	ILLEGAL	
Refreshing	Н	Х	Х	Х	Х	DESL	$Nop \rightarrow Enter idle after t_{RC}$	
	L	Н	н	х	Х	NOP/ BST	Nop \rightarrow Enter idle after t_{RC}	
	L	Н	L	Х	Х	READ/WRIT	ILLEGAL	
	L	L	Н	Х	Х	ACT/PRE/PALL	ILLEGAL	
	L	L	L	Х	Х	REF/SELF/MRS	ILLEGAL	
Mode	Н	Х	Х	Х	Х	DESL	Nop	
Register	L	Н	Н	Н	Х	NOP	Nop	
	L	Н	н	L	Х	BST	ILLEGAL	
Accessing	L	Н	L	Х	Х	READ/WRIT	ILLEGAL	
liseconig	L	L	Х	Х	Х	ACT/PRE/PALL/	ILLEGAL	
						REF/SELF/MRS		

Remark H = High level, L = Low level, X = High or Low level (Don't care), AP = Auto Pre-charge

Notes 1. All entries assume that CKE was active (High level) during the preceding clock cycle.

- If all banks are idle, and CKE is inactive (Low level), SDRAM will enter Power down mode.
 All input buffers except CKE will be disabled.
- **3.** Illegal to bank in specified states; Function may be legal in the bank indicated by Bank Address (BA), depending on the state of that bank.
- **4.** If all banks are idle, and CKE is inactive (Low level), SDRAM will enter Self refresh mode. All input buffers except CKE will be disabled.
- **5.** Illegal if t_{RCD} is not satisfied.
- **6.** Illegal if t_{RAS} is not satisfied.
- 7. Must satisfy burst interrupt condition.
- 8. Must satisfy bus contention, bus turn around, and/or write recovery requirements.
- 9. Must mask preceding data which don't satisfy t_{DPL} .
- **10.** Illegal if t_{RRD} is not satisfied.

5. Command Truth Table for CKE

Current	CI	ΚE	/CS	/R	/C	/W	Addr.	Action	Notes
state	n-1	n							
Self refresh	Н	Х	Х	Х	Х	Х	Х	INVALID, CLK (n – 1) would exit self refresh	
	L	Н	Н	Х	Х	Х	X	Self refresh recovery	
	L	Н	L	Н	Н	Х	X	Self refresh recovery	
	L	Н	L	Н	L	Х	Х	ILLEGAL	
	L H L L X X X ILLEGAL						ILLEGAL		
	L	L	Х	Х	Х	Х	X	Maintain self refresh	
Self refresh	Н	Н	Н	Х	Х	Х	X	Idle after t _{RC}	
	Н	Н	L	Н	Н	Х	X	Idle after t _{RC}	
recovery	Н	Н	L	Н	L	Х	X	ILLEGAL	
,, ,	Η	Н	L	L	Х	Х	X	ILLEGAL	
	Н	L	Н	Х	Х	Х	X	ILLEGAL	
	Н	L	L	Н	Н	Х	X	ILLEGAL	
	Η	L	L	Н	L	Х	X	ILLEGAL	
	Н	L	L	L	Х	Х	X	ILLEGAL	
Power	Н	Х	Х	Х	Х	Х	X	INVALID, CLK(n-1) would exit power down	
down	Г	Н	Х	Х	Х	Х	X	Exit power down \rightarrow Idle	
	L	L	Х	Х	Х	Х	X	Maintain power down mode	
Both banks	Н	Н	Н	Х	Х	Х		Refer to operations in Operative Command Table	
	Н	Н	L	Н	Х	Х		Refer to operations in Operative Command Table	
idle	Н	Н	L	L	Н	Х		Refer to operations in Operative Command Table	
luie	Н	Н	L	L	L	Н	X	Refresh	
	Η	Н	L	L	L	L	Op-Code	Refer to operations in Operative Command Table	
	Н	L	Н	Х	Х	Х		Refer to operations in Operative Command Table	
	Н	L	L	Н	Х	Х		Refer to operations in Operative Command Table	
	Η	L	L	L	Н	Х		Refer to operations in Operative Command Table	
	Н	L	L	L	L	Н	X	Self refresh	1
	Н	L	L	L	L	L	Op-Code	Refer to operations in Operative Command Table	
	L	Х	Х	Х	Х	Х	Х	Power down	1
Row active	Н	Х	Х	Х	Х	Х	Х	Refer to operations in Operative Command Table	
	L	Х	Х	Х	Х	Х	Х	Power down	1
Any state	Н	Н	Х	Х	Х	Х		Refer to operations in Operative Command Table	
	Н	L	Х	Х	Х	Х	Х	Begin clock suspend next cycle	2
other than	L	Н	Х	Х	Х	Х	х	Exit clock suspend next cycle	
listed above	L	L	Х	Х	х	х	х	Maintain clock suspend	

Remark : H = High level, L = Low level, X = High or Low level (Don't care)

Notes: 1. Self refresh can be entered only from the both banks idle state.

Power down can be entered only from both banks idle or row active state.

2. Must be legal command as defined in Operative Command Tabl

Recommended Power On and Initialization :

The following power on and initialization sequence guarantees the device is preconditioned to each users specific needs.(Like a conventional DRAM)

During power on, all VDD and VDDQ pins must be built up simultaneously to the specified voltage when the input signals are held in the "NOP" state.

The power on voltage must not exceed VDD+0.3V on any of the input pins or VDD supplies. (CLK signal started at same time)

After power on, an initial pause of 200 μ s is required followed by a precharge of all banks using the precharge command.

To prevent data contention on the DQ bus during power on, it is required that the DQM and CKE pins be held high during the initial pause period.


Once all banks have been precharged, the Mode Register Set Command must be issued to initialize the Mode Register.

A minimum of eight Auto Refresh cycles (CBR) are also required, and these may be done before or after programming the Mode Register.

Package Drawing :

TSOPII 54P

DIM	м	ILLIMETER:	5	INCHES				
DIN	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.		
Α			1.20			0.047		
A1	0.05		0.15	0.002		0.006		
A2	0.95	1.00	1.05	0.037	0.039	0.041		
b	0.30		0.45	0.012		0.018		
b1	0.30		0.40	0.012		0.016		
с	0.12		0.21	0.005		0.008		
c1	0.12		0.16	0.005		0.006		
D	22.09	22.22	22.35	0.870	0.875	0.880		
ZD		0.71 REF.		0.028 REF.				
е	(0.80 BASIC		0.0315 BASIC				
E	11.56	11.76	11.96	0.455	0.463	0.471		
E1	10.03	10.16	10.29	0.395	0.400	0.405		
L	0.40	0.50	0.60	0.016	0.020	0.024		
R	0.12		0.25	0.005		0.010		
R1	0.12			0.005				



NOTE: 1. CONTROLLING DIMENSION : MILLIMETERS 2. DIMENSION DOES NOT INCLUDE MOLD PROTRUSION, MOLD PROTRUSION SHALL NOT EXCEED 0.15mm(0.066") PER SIDE. DIMENSION E1 DOES NOT INCLUDE INTERLEAD PROTRUSION. INTERLEAD PROTRUSION SHALL NOT EXCEED 0.25mm(0.01') PER SIDE. 3. DIMENSION & DOES NOT INCLUDE DAMBAR PROTRUSION/INTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THAN 0.13mm. DAMBAR INTRUSION SHALL NOT CAUSE THAN 0.13mm. DAMBAR INTRUSION SHALL NOT CAUSE THAN 0.13mm. THAN THE MIN & DIMENSION BY MORE THAN 0.07mm.