

HIGH-SPEED BICMOS OCTAL TRANSPARENT LATCH DRIVERS

ADVANCE INFORMATION IDT54/74FBT2373 IDT54/74FBT2373A

FEATURES:

- 25Ω output resistors reduce overshoot and undershoot when driving MOS RAMs
- Significant reduction in ground bounce from standard **CMOS** devices
- TTL compatible input and output levels
- · Higher static VoH for improved noise immunity and reduced power dissipation.
- · Low power in all three states
- ±10% power supply for both military and commercial
- JEDEC standard pinout for DIP, SOIC and LCC packages
- Military product compliant to MIL-STD-883, Class B


DESCRIPTION:

The FBT series of BiCMOS Latch Drivers are built using advanced BiCEMOS™, a dual metal BiCMOS technology. This technology is designed to supply the highest device speeds while maintaining CMOS power levels.


The IDT54/74FBT2373 series are 3-state. 8-bit latches where each output is terminated with a 25Ω series resistor. The latches appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the set-up times is latched. Data appears on the bus when the Output Enable (OE) is LOW. When OE is HIGH, the bus output is in the high-impedance state.

The FBT series of bus interface devices are ideal for driving large capacitive loads with low static (DC) current loading. All data inputs have a 200mV typical input hysteresis for improved noise rejection. The output buffers are designed to guarantee a static VOH of 2.7V. This higher output level in the high state will result in a significant reduction in overall system power dissipation and in improved noise immunity when driving DRAMS and SRAMS.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATIONS



INDEX 3 ≷ 벵 8 월 D۶ D1 [] 4 Dб O1 [] 5 L20-2 02 [] 6 06 О5 D2 [] 7 15 [] D₅ D3 [] 8 10 11 12 13 2 8 7 2 7 2 4 4 4 5 8 9 2640 drw 02 LCC **TOP VIEW**

2840 drw 01

BiCEMOS is a trademark of Integrated Device Technology, Inc.

PIN DESCRIPTION

Pin Names	Description
Do D7	Data Inputs
LE	Latch Enables Input (Active HIGH)
ŌĒ	Output Enables Input (Active LOW)
Oo – O7	3-State Latch Outputs

2640 tbl 05

FUNCTION TABLE(1)

	Inputs						
Dn	LE OE		LE OE		Dn LE		On
Н	Н	· L	Н				
Ł	Н	L	Ĺ				
Х	L	L	NC				
X	X	Н	Z				

NOTE:

1. H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

Z = High Impedance

NC = No Change

ABSOLUTE MAXIMUM RATINGS(1)

		INATING		
Symbol	Rating	Commercial	Military	Unit
VTERM ⁽²⁾	with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	>
VTERM ⁽³⁾	Terminal Voltage with Respect to GND	-0.5 to Vcc	-0.5 to Vcc	V
Та	Operating Temperature	0 to +70	-55 to +125	ů
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ů
Tstg	Storage Temperature	-55 to +125	-65 to +150	ô
РТ	Power Dissipation	0.5	0.5	W
lout	DC Output Current	120	120	mΑ

NOTES:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5V unless otherwise noted.
- 2. Inputs and Vcc terminals only.
- 3. Outputs and I/O terminals only.

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Туре	Max.	Unit
Cin	Input Capacitance	VIN = 0V	6	10	pF
Соит	Output Capacitance	Vout = 0V	8	12	pF

NOTE:

2640 tbl 02

2640 tbl 06

1. This parameter is measured at characterization but not tested.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified: VLC = 0.2V; VHC = VCC - 0.2V

Commercial: TA = 0°C to +70°C, Vcc = $5.0V \pm 10\%$; Military: TA = -55°C to +125°C, Vcc = $5.0V \pm 10\%$

Symbol	Parameter	Test Cond	Min.	Typ. ⁽²⁾	Max.	Unit	
ViH	input HIGH Level	Guaranteed Logic HIGH Level		2.0	_	I —	V
VIL	input LOW Level :	Guaranteed Logic LOW Le	vei	T -		0.8	V
hн	Input HIGH Current	Vcc = Max., Vi = 2.7V		T T		10	μА
İst	Input LOW Current	Vcc = Max., Vi = 0.5V		1 –	_	-10	μA
lozh	High Impedance	Vcc = Max.	Vo = 2.7V		_	50	μA
lozi.	Output Current		Vo = 0.5V		_	-50	
l)	Input HIGH Current	Vcc = Max., Vcc (Max.)			_	100	μА
Vik	Clamp Diode Voltage	Vcc = Min., ln = -18mA			-0.7	-1.2	V
lodh	Output Drive Current	Vcc = Min., Vo = 2.25V		-35	_	_	mA
IODL	Output Drive Current	Vcc = Min., Vo = 2.25V	Vcc = Min., Vo = 2.25V				mA
los	Short Circuit Current	Vcc = Max., Vo = GND ⁽³⁾	Vcc = Max., Vo = GND ⁽³⁾		_	-225	mA
Vон	Output HIGH Voltage	Vcc = Min.	IOH = $-300\mu A^{(4)}$	Vнс	Vcc	l –	٧
		VIN = VIH or VIL	VIN = VIH or VIL IOH = -1 mA		3.8		i
			10н = -8mA	2.4	3.3		
			lон = −12mA	2.0	3.2		
V OL	Output LOW Voltage	Vcc = Min.	ioL = 300μA ⁽⁴⁾		GND	VLC	٧
		Vin = ViH or ViL	IOL = 1mA	_	0.1	0.5	ĺ
		1	IOL = 12mA	_	0.35	0.8	
VH	Input Hysteresis	<u> </u>			200		m۷
ICCH ICCZ ICCL	Quiescent Power Supply Current	Vcc = Max. Vin = GND or Vcc		_	0.2	1.5	mA

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at Vcc = 5.0V, +25°C ambient and maximum loading.

3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

4. This condition is guaranteed but not tested.

2640 tbl 03

6

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Unit	
Δlcc	Quiescent Power Supply Current (Inputs TTL HIGH)	_	0.5	2.0	mA		
ICCD	Dynamic Power Supply Current ⁽⁴⁾	Vcc = Max., Outputs Open OE = GND, LE = Vcc One Input Toggling 50% Duty Cycle	VIN = VCC VIN = GND	_	0.3	0.4	mA/ MHz
lc	Total Power Supply Current ⁽⁶⁾	Vcc = Max., Outputs Open fi = 10MHz, 50% Duty Cycle	VIN = VCC VIN = GND	_	3.2	5.5	mA
		OE = GND, LE = Vcc One Bit Toggling	VIN = 3.4V VIN = GND	_	3.5	6.5	
		Vcc = Max., Outputs Open fi = 2.5MHz, 50% Duty Cycle	VIN = VCC VIN = GND	_	6.2	9.5 ⁽⁵⁾	
		OE = GND, LE = Vcc Eight Bits Toggling	VIN = 3.4V VIN = GND	_	8.2	17.5 ⁽⁵⁾	

NOTES:

- 2640 tbl 04
- 1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 5.0V, +25°C ambient.
- 3. Per TTL driven input (Vin = 3.4V); all other inputs at Vcc or GND.
- 4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
- 5. Values for these conditions are examples of the lcc formula. These limits are guaranteed but not tested.
- 6. Ic = IQUIESCENT + INPUTS + IDYNAMIC
 - IC = ICC + AICC DHNT + ICCD (fCP/2 + fi Ni)
 - Icc = Quiescent Current
 - ΔIcc = Power Supply Current for a TTL High Input (Vin = 3.4V)
 - DH = Duty Cycle for TTL Inputs High
 - NT = Number of TTLI inputs at DH
 - Icco = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
 - fcp = Clock Frequency for Register Devices (Zero for Non-Register Devices)
 - fi = Input Frequency
 - Ni = Number of Inputs at fi
 - All currents are in milliamps and all frequencies are in megahertz.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

			IDT54/74FBT2373 IDT54/74FBT2373A								
			Co	Com'i. Mil.		Com'l.		Mil.			
Symbol	Parameter	Condition ⁽¹⁾	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Unit
tPLH tPHL	Propagation Delay Dn to On	CL = 50pF RL = 500Ω	1.5	8.0	1.5	8.5	1.5	5.2	1.5	5.6	ns
tPLH tPHL	Propagation Delay LE to On		2.0	9.3	2.0	10.1	2.0	8.5	2.0	9.8	ns
tPZH tPZL	Output Enable Time		1.5	12.0	1.5	12.5	1.5	6.5	1.5	7.5	ns
tPHZ tPLZ	Output Disable Time		1.5	7.4	1.5	8.1	1.5	5.5	1.5	6.5	ns
tsu	Set-up Time HIGH or LOW Dn to LE		2.0	-	2.0	-	2.0	ı	2.0	_	ns ·
tн	Hold Time HIGH or LOW Dn to LE		1.5	_	1.5	_	1.5	_	1.5	_	ns
tw	LE Pulse Width HIGH or LOW		6.0	_	6.0		5.0	_	6.0	_	ns

NOTES:

- 1. See test circuit and waveforms.
- 2. Minimum limits are guaranteed but not tested on Propagation Delays.

2640 tbl 07