## FSB50550UTD

Smart Power Module (SPM ${ }^{\circledR}$ )

## Features

- $500 \mathrm{~V} R_{\mathrm{DS}(\mathrm{on})}=1.4 \Omega$ (max) 3-phase FRFET inverter including high voltage integrated circuit (HVIC)
- 3 divided negative dc-link terminals for inverter current sensing applications
- HVIC for gate driving and undervoltage protection
- 3/5V CMOS/TTL compatible, active-high interface
- Optimized for low electromagnetic interference
- Isolation voltage rating of 1500 Vrms for 1 min .
- Extended VB pin for PCB isolatio
- Embedded bootstrap diode in the package


## General Description

FSB50550UTD is a tiny smart power module (SPM ${ }^{\circledR}$ ) based on FRFET technology as a compact inverter solution for small power motor drive applications such as fan motors and water suppliers. It is composed of 6 fast-recovery MOSFET (FRFET), and 3 half-bridge HVICs for FRFET gate driving. FSB50550UTD provides low electromagnetic interference (EMI) characteristics with optimized switching speed. Moreover, since it employs FRFET as a power switch, it has much better ruggedness and larger safe operation area (SOA) than that of an IGBT-based power module or one-chip solution. The package is optimized for the thermal performance and compactness for the use in the built-in motor application and any other application where the assembly space is concerned. FSB50550UTD is the most solution for the compact inverter providing the energy efficiency, compactness, and low electromagnetic interference.

## Absolute Maximum Ratings

| Symbol | Parameter | Conditions | Rating | Units |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{PN}}$ | DC Link Input Voltage, Drain-source Voltage of each FRFET |  | 500 | V |
| $\mathrm{I}_{\mathrm{D} 25}$ | Each FRFET Drain Current, Continuous | $\mathrm{T}_{\mathrm{C}}=25^{\circ} \mathrm{C}$ | 2.0 | A |
| $\mathrm{I}_{\mathrm{D} 80}$ | Each FRFET Drain Current, Continuous | $\mathrm{T}_{\mathrm{C}}=80^{\circ} \mathrm{C}$ | 1.5 | A |
| $\mathrm{I}_{\mathrm{DP}}$ | Each FRFET Drain Current, Peak | $\mathrm{T}_{\mathrm{C}}=25^{\circ} \mathrm{C}, \mathrm{PW}<100 \mu \mathrm{~s}$ | 5 | A |
| $\mathrm{P}_{\mathrm{D}}$ | Maximum Power Dissipation | $\mathrm{T}_{\mathrm{C}}=25^{\circ} \mathrm{C}$, Each FRFET | 14.5 | W |
| $\mathrm{V}_{\mathrm{CC}}$ | Control Supply Voltage | Applied between $\mathrm{V}_{\mathrm{CC}}$ and COM | 20 | V |
| $V_{B S}$ | High-side Bias Voltage | Applied between $\mathrm{V}_{\mathrm{B}(\mathrm{U})}-\mathrm{U}, \mathrm{V}_{\mathrm{B}(\mathrm{V})}-\mathrm{V}, \mathrm{V}_{\mathrm{B}(\mathrm{W})}-\mathrm{W}$ | 20 | V |
| $V_{\text {IN }}$ | Input Signal Voltage | Applied between IN and COM | -0.3 ~ VCC+0.3 | V |
| $\mathrm{T}_{J}$ | Operating Junction Temperature |  | -40~150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage Temperature |  | -40~125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{R}_{\text {өJC }}$ | Junction to Case Thermal Resistance | Each FRFET under inverter operating condition (Note 1) | 8.6 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{V}_{\text {ISO }}$ | Isolation Voltage | 60 Hz , Sinusoidal, 1 minute, Connection pins to heatsink | 1500 | $\mathrm{V}_{\text {rms }}$ |

## Pin Descriptions

| Pin Number | Pin Name |  |
| :---: | :---: | :--- |
| 1 | COM | IC Common Supply Ground |
| 2 | $\mathrm{~V}_{\mathrm{B}(\mathrm{U})}$ | Bias Voltage for U Phase High Side FRFET Driving |
| 3 | $\mathrm{~V}_{\mathrm{CC}(\mathrm{U})}$ | Bias Voltage for U Phase IC and Low Side FRFET Driving |
| 4 | $\mathrm{IN}_{(\mathrm{UH})}$ | Signal Input for U Phase High-side |
| 5 | $\mathrm{~N}_{(\mathrm{UL})}$ | Signal Input for U Phase Low-side |
| 6 | NC | No Connection |
| 7 | $\mathrm{~V}_{\mathrm{B}(\mathrm{V})}$ | Bias Voltage for V Phase High Side FRFET Driving |
| 8 | $\mathrm{~V}_{\mathrm{CC}(\mathrm{V})}$ | Bias Voltage for V Phase IC and Low Side FRFET Driving |
| 9 | $\mathrm{IN}_{(\mathrm{VH})}$ | Signal Input for V Phase High-side |
| 10 | $\mathrm{IN}_{(\mathrm{VL})}$ | Signal Input for V Phase Low-side |
| 11 | NC | No Connection |
| 12 | $\mathrm{~V}_{\mathrm{B}(\mathrm{W})}$ | Bias Voltage for W Phase High Side FRFET Driving |
| 13 | $\mathrm{~V}_{\mathrm{CC}(\mathrm{W})}$ | Bias Voltage for W Phase IC and Low Side FRFET Driving |
| 14 | $\mathrm{IN}_{(\mathrm{WH})}$ | Signal Input for W Phase High-side |
| 15 | $\mathrm{IN}_{(\mathrm{WL})}$ | Signal Input for W Phase Low-side |
| 16 | NC | No Connection |
| 17 | P | Positive DC-Link Input |
| 18 | $\mathrm{U}, \mathrm{V}_{\mathrm{S}(\mathrm{U})}$ | Output for U Phase \& Bias Voltage Ground for High Side FRFET Driving |
| 19 | $\mathrm{~N}_{\mathrm{U}}$ | Negative DC-Link Input for U Phase |
| 20 | $\mathrm{~N}_{\mathrm{V}}$ | Negative DC-Link Input for V Phase |
| 21 | $\mathrm{~V}, \mathrm{~V}_{\mathrm{S}(\mathrm{V})}$ | Output for V Phase \& Bias Voltage Ground for High Side FRFET Driving |
| 22 | $\mathrm{~N}_{\mathrm{W}}$ | Negative DC-Link Input for W Phase |
| 23 | $\mathrm{~W}, \mathrm{~V}_{\mathrm{S}(\mathrm{W})}$ | Output for W Phase \& Bias Voltage Ground for High Side FRFET Driving |



Figure 1. Pin Configuration and Internal Block Diagram (Bottom View)

Electrical Characteristics $\left(\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{BS}}=15 \mathrm{~V}\right.$ Unless Otherwise Specified)
Inverter Part (Each FRFET Unless Otherwise Specified)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $B V_{\text {DSs }}$ | Drain-Source Breakdown Voltage | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=250 \mu \mathrm{~A}$ (Note 2) | 500 | - | - | V |
| $\Delta \mathrm{BV}_{\mathrm{Dss}} /$ $\Delta \mathrm{T}_{\mathrm{J}}$ | Breakdown Voltage Temperature Coefficient | $\mathrm{I}_{\mathrm{D}}=250 \mu \mathrm{~A}$, Referenced to $25^{\circ} \mathrm{C}$ | - | 0.53 | - | V |
| I DSs | Zero Gate Voltage Drain Current | $\mathrm{V}_{1 \mathrm{~N}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DS}}=500 \mathrm{~V}$ | - | - | 250 | $\mu \mathrm{A}$ |
| $\mathrm{R}_{\mathrm{DS} \text { (on) }}$ | Static Drain-Source On-Resistance | $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{BS}}=15 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=5 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=1.2 \mathrm{~A}$ | - | 1.0 | 1.4 | $\Omega$ |
| $V_{\text {SD }}$ | Drain-Source Diode Forward Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{BS}}=15 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=-1.2 \mathrm{~A}$ | - | - | 1.2 | V |
| $\mathrm{t}_{\mathrm{ON}}$ | Switching Times | $\begin{aligned} & \mathrm{V}_{\mathrm{PN}}=300 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{BS}}=15 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=1.2 \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V} \leftrightarrow 5 \mathrm{~V} \\ & \text { Inductive load } \mathrm{L}=3 \mathrm{mH} \\ & \text { High- and low-side FRFET switching } \\ & \text { (Note 3) } \end{aligned}$ | - | 600 | - | ns |
| $\mathrm{t}_{\text {OFF }}$ |  |  | - | 500 | - | ns |
| $\mathrm{t}_{\mathrm{rr}}$ |  |  | - | 100 | - | ns |
| $\mathrm{E}_{\mathrm{ON}}$ |  |  | - | 60 | - | $\mu \mathrm{J}$ |
| $\mathrm{E}_{\text {OFF }}$ |  |  | - | 10 | - | $\mu \mathrm{J}$ |
| RBSOA | Reverse-bias Safe Operating Area | $\begin{aligned} & \mathrm{V}_{\mathrm{PN}}=400 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{BS}}=15 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=\mathrm{I}_{\mathrm{DP},} \mathrm{~V}_{\mathrm{DS}}=\mathrm{BV}_{\mathrm{DSS}}, \\ & \mathrm{~T}_{J}=150^{\circ} \mathrm{C} \\ & \text { High- and low-side FRFET switching (Note 4) } \end{aligned}$ | Full Square |  |  |  |

Control Part (Each HVIC Unless Otherwise Specified)

| Symbol | Parameter | Conditions |  | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| l Qcc | Quiescent $\mathrm{V}_{\text {CC }}$ Current | $\mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ | Applied between $\mathrm{V}_{\mathrm{CC}}$ and COM | - | - | 160 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {QBS }}$ | Quiescent $\mathrm{V}_{\mathrm{BS}}$ Current | $\mathrm{V}_{\mathrm{BS}}=15 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0 \mathrm{~V}$ | $\begin{aligned} & \text { Applied between } \mathrm{V}_{\mathrm{B}(\mathrm{U})}-\mathrm{U}, \\ & \mathrm{~V}_{\mathrm{B}(\mathrm{~V})-\mathrm{V},} \mathrm{~V}_{\mathrm{B}(\mathrm{~W})}-\mathrm{W} \end{aligned}$ | - | - | 100 | $\mu \mathrm{A}$ |
| UV UCD | Low-side Undervoltage Protection (Figure 7) | $\mathrm{V}_{\mathrm{CC}}$ Undervoltage Protection Detection Level |  | 7.4 | 8.0 | 9.4 | V |
| $U V_{C C R}$ |  | $\mathrm{V}_{\text {CC }}$ Undervoltage Protection Reset Level |  | 8.0 | 8.9 | 9.8 | V |
| UV $\mathrm{V}_{\text {BS }}$ | High-side Undervoltage Protection (Figure 8) | $\mathrm{V}_{\mathrm{BS}}$ Undervoltage Protection Detection Level |  | 7.4 | 8.0 | 9.4 | V |
| $U V_{B S R}$ |  | $\mathrm{V}_{\text {BS }}$ Undervoltage Protection Reset Level |  | 8.0 | 8.9 | 9.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | ON Threshold Voltage | Logic High Level | Applied between IN and COM | 2.9 | - | - | V |
| $\mathrm{V}_{\text {IL }}$ | OFF Threshold Voltage | Logic Low Level |  | - | - | 0.8 | V |
| $\mathrm{I}_{\mathrm{IH}}$ | Input Bias Current | $\mathrm{V}_{1 \mathrm{IN}}=5 \mathrm{~V}$ | Applied between IN and COM | - | 10 | 20 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {L }}$ |  | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ |  | - | - | 2 | $\mu \mathrm{A}$ |

## Bootstrap Diode Part

| Symbol | Parameter | Conditions | Rating | Units |
| :---: | :--- | :--- | :---: | :---: |
| $\mathrm{V}_{R R M}$ | Maixmum Repetitive Reverse Voltage |  | 500 | V |
| $\mathrm{I}_{\mathrm{F}}$ | Forward Current | $\mathrm{T}_{\mathrm{C}}=25^{\circ} \mathrm{C}$ | 0.5 | A |
| $\mathrm{I}_{\mathrm{FP}}$ | Forward Current (Peak) | $\mathrm{T}_{\mathrm{C}}=25^{\circ} \mathrm{C}$, Under 1ms Pulse Width | 2 | A |
| $\mathrm{~T}_{\mathrm{J}}$ | Operating Junction Temperature |  | $-40 \sim 150$ | ${ }^{\circ} \mathrm{C}$ |

## Note:

1. For the measurement point of case temperature $\mathrm{T}_{\mathrm{C}}$, please refer to Figure 4 in page 5 .
2. $B V_{\text {DSS }}$ is the absolute maximum voltage rating between drain and source terminal of each FRFET inside $S P M^{\circledR}$. $V_{\text {PN }}$ should be sufficiently less than this value considering the effect of the stray inductance so that $\mathrm{V}_{\mathrm{DS}}$ should not exceed $\mathrm{BV}_{\mathrm{DSS}}$ in any case.
3. $t_{\text {ON }}$ and $t_{\text {OFF }}$ include the propagation delay time of the internal drive IC. Listed values are measured at the laboratory test condition, and they can be different according to the field applcations due to the effect of different printed circuit boards and wirings. Please see Figure 5 for the switching time definition with the switching test circuit of Figure 6.
4. The peak current and voltage of each FRFET during the switching operation should be included in the safe operating area (SOA). Please see Figure 6 for the RBSOA test circuit that is same as the switching test circuit.

## Bootstrap Diode Part

| Symbol | Parameter | Conditions | Min. | Typ. | Max. | Units |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{F}}$ | Forward Voltage | $\mathrm{I}_{\mathrm{F}}=0.1 \mathrm{~A}, \mathrm{~T}_{\mathrm{C}}=25^{\circ} \mathrm{C}$ | - | 2.0 | - | V |
| $\mathrm{t}_{\mathrm{rr}}$ | Reverse Recovery Time | $\mathrm{I}_{\mathrm{F}}=0.1 \mathrm{~A}, \mathrm{~T}_{\mathrm{C}}=25^{\circ} \mathrm{C}$ | - | 80 | - | ns |



## Package Marking \& Ordering Information

| Device Marking | Device | Package | Reel Size | Packing Type | Quantity |
| :---: | :---: | :---: | :---: | :---: | :---: |
| FSB50550UTD | FSB50550UTD | SPM23-ED | - | - | 15 |

## Recommended Operating Conditions

| Symbol | Parameter | Conditions | Value |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| $\mathrm{V}_{\mathrm{PN}}$ | Supply Voltage | Applied between P and N | - | 300 | 400 | V |
| $\mathrm{V}_{\mathrm{CC}}$ | Control Supply Voltage | Applied between $\mathrm{V}_{\text {CC }}$ and COM | 13.5 | 15 | 16.5 | V |
| $V_{B S}$ | High-side Bias Voltage | Applied between $\mathrm{V}_{\mathrm{B}}$ and output( $\mathrm{U}, \mathrm{V}, \mathrm{W}$ ) | 13.5 | 15 | 16.5 | V |
| $\mathrm{V}_{\text {IN(ON }}$ | Input ON Threshold Voltage | Applied between IN and COM | 3.0 | - | $\mathrm{V}_{\mathrm{cc}}$ | V |
| $\mathrm{V}_{\text {IN(OFF) }}$ | Input OFF Threshold Voltage |  | 0 | - | 0.6 | V |
| $\mathrm{t}_{\text {dead }}$ | Blanking Time for Preventing Arm-short | $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{BS}}=13.5 \sim 16.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}} \leq 150^{\circ} \mathrm{C}$ | 1.0 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{f}_{\text {PWM }}$ | PWM Switching Frequency | $\mathrm{T}_{J} \leq 150^{\circ} \mathrm{C}$ | - | 15 | - | kHz |

These values depend on PWM
control algorithm


* Example of bootstrap paramters:
$\mathrm{C}_{1}=\mathrm{C}_{2}=1 \mu \mathrm{~F}$ ceramic capacitor,

Note:
(1) It is recommended the bootstrap diode $D_{1}$ to have soft and fast recovery characteristics with 500-V rating
(2) Parameters for bootsrap circuit elements are dependent on PWM algorithm. For 15 kHz of switching frequency, typical example of parameters is shown above
(3) $R C$ coupling ( $R_{5}$ and $C_{5}$ ) at each input (indicated as dotted lines) may be used to prevent improper input signal due to surge noise. Signal input of ${ }^{\text {S }}{ }^{\circledR}$ is compatible with standard CMOS or LSTTL outptus.
(4) Bold lines should be short and thick in PCB pattern to have small stray inductance of circuit, which results in the reduction of surge voltage. Bypass capacitors such as $\mathrm{C}_{1}$, $\mathrm{C}_{2}$ and $\mathrm{C}_{3}$ should have good high-frequency characteristics to absorb high-frequency ripple current

Figure 3. Recommended CPU Interface and Bootstrap Circuit with Parameters


Note:
Attach the thermocouple on top of the heatsink-side of SPM ${ }^{\circledR}$ (between SPM ${ }^{\circledR}$ and heatsink if applied) to get the correct temperature measurement.
Figure 4. Case Temperature Measurement


Figure 5. Switching Time Definition


Figure 6. Switching and RBSOA(Single-pulse) Test Circuit (Low-side)


Figure 7. Undervoltage Protection (Low-side)


Figure 8. Undervoltage Protection (High-side)


Figure 9. Example of Application Circuit

## Detailed Package Outline Drawings



The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

| AccuPowertm | F-PFS ${ }^{\text {TM }}$ |
| :---: | :---: |
| Auto-SPM ${ }^{\text {m }}$ | FRFET ${ }^{\text {® }}$ |
| Build it Nowim | Global Power Resource ${ }^{\text {SM }}$ |
| CorePLUS ${ }^{\text {™ }}$ | Green FPS ${ }^{\text {™ }}$ |
| CorePONER ${ }^{\text {™ }}$ | Green FPS ${ }^{\text {™ }} \mathrm{e}-$ Series ${ }^{\text {™ }}$ |
| CROSSVOLT ${ }^{\text {Tm }}$ | Gmax ${ }^{\text {m }}$ |
| CTLTM | GTOTm |
| Current Transfer Logic ${ }^{\text {TM }}$ | Intellimax'm |
| DEUXPEED ${ }^{\text {® }}$ | ISOPLANAR ${ }^{\text {TM }}$ |
| Dual Cooltm | MegaBuck ${ }^{\text {TM }}$ |
| Ecospark ${ }^{\text {® }}$ | MICROCOUPLER ${ }^{\text {TM }}$ |
| EfficientMax ${ }^{\text {TM }}$ | MicroFETTM |
| ESBC'm | MicroPak ${ }^{\text {TM }}$ |
| ${ }^{\text {® }}$ | MicroPak $2^{\text {Tm }}$ |
| ${ }^{7}$ Fairchild ${ }^{\text {® }}$ | MillerDrive ${ }^{\text {m }}$ |
| Fairchild Semiconductor ${ }^{\text {® }}$ | MotionMax ${ }^{\text {m }}$ |
| FACT Quiet Series ${ }^{\text {TM }}$ | Motion-SPM ${ }^{\text {TM }}$ |
| $\mathrm{FACT}^{\text {- }}$ | OptoHiT ${ }^{\text {TM }}$ OPTOLOGIC® |
| FAST ${ }^{\circ}$ | OPTOPLANAR ${ }^{6}$ |
| FastyCoretm | OPTOPLANAR |
| FETBench ${ }^{\text {m }}$ |  |
| FlashWriter ${ }^{\text {®** }}$ | PDP SPM ${ }^{\text {TM }}$ |
| FPS ${ }^{\text {TM }}$ | PD SM |

Power-SPM ${ }^{\text {TM }}$
PowerTrench ${ }^{6}$
Power $\times S^{T M}$
Programmable Active Droop ${ }^{\text {TM }}$
QFET ${ }^{\text {® }}$
QSTM
Quiet Series ${ }^{\text {TM }}$
RapidConfiguretm
( ${ }^{\text {TM }}$
Saving our world, $1 \mathrm{~mW} / \mathrm{W} / \mathrm{kW}$ at a time ${ }^{\text {TM }}$
SignalMisetw
SmartMax ${ }^{\text {TM }}$
SMART STARTTM
SPM ${ }^{\ominus}$
STEALTH ${ }^{\text {TM }}$
SuperFETTM
SupersOTTM-3
Supersottm-6
SuperSOTTM-8
SupreMOS ${ }^{\circledR}$
SyncFETTM
Sync-Lock ${ }^{\text {TM }}$

G SYSTEM ${ }^{\text {© }}$
The Power Franchise ${ }^{\text {© }}$
The Power Fr
the wer
TinyBoost™
TinyBuck ${ }^{\text {™ }}$
TinyCalct ${ }^{\text {m }}$
TinyLogic ${ }^{\text {® }}$
TINYOPTOTM
TinyPowertm
TinyPMM ${ }^{\text {Tm }}$
TinyMíret ${ }^{\text {TM }}$
TriFault Detect ${ }^{\text {TM }}$
TRUECURRENT ${ }^{\text {Tm* }}$
$\mu$ SerDes ${ }^{\text {TM }}$


Ultra FRFETTM
UniFETTM
$\mathrm{VCX}{ }^{\text {тm }}$
VisualMax ${ }^{\text {TM }}$
$\times S^{\text {TM }}$
*Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

## DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TOMAKE CHANGES MTHOUT FURTHER NOTCE TO ANY PRODUCTS HEREIN TOIMPROVE RELIABIUTY, FUNCTION, ORDESIGN. FAIRCHILDDOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APFUCATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DCES IT CONVEY ANY LICENSE UNDERITS PATENTRIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPEOFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHID'S WORLDMDE TERMS AND CONDITIONS, SPECIFICALLY WF ORRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WTHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

## ANTI-COUNTERFEITING POLICY

Fairchild Semioonductor Comporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our extemal website, whw.fairchildsemi.com under Sales Support.
Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performanoe, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our neb page cited above. Products customers buy either from Fairchild diredly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide ary warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and enoourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

## PRODUCT STA TUS DEFINITIONS

Definition of Terms

| Datasheet Identification | Product Status | $\quad$ Definition |
| :--- | :--- | :--- |
| Advance Information | Formative / In Design | Datasheet contains the design specifications for product development. Specifications may change in <br> any manner without notice. |
| Preliminary | First Production | Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild <br> Semiconductor reserves the right to make changes at any time without notice to improve design. |
| No Identification Needed | Full Production | Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes <br> at any time without notice to improve the design. |
| Obsolete | Not In Production | Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. <br> The datasheet is for reference information only. |

