

Preliminary Data Sheet  
February 1985

### 2K × 8 and 4K × 8 High Speed CMOS Electrically Erasable PROMs

#### FEATURES

- 2048 × 8 Bit (XL46C16) and 4096 × 8 Bit (XL46C32) CMOS E<sup>2</sup>PROMs
- High Speed Read Access
  - XL46C16: 55 ns
  - XL46C32: 70 ns
- Bipolar PROM Socket Compatibility
- Electrically Reprogrammable
  - Program Voltage: 12V ± 10%
- Fast Byte Write: 5 ms
- TTL Compatible Inputs and Outputs
- Static — No Clocks Required
- Low Current Requirements
  - 90mA max. Active
  - 45mA max. Standby
  - 110mA max. Programming
- 10 Year Data Retention
- 100% Factory Tested Programmability
- PROM Programmer Support Available

The XL46C16 (16,384 bits) and XL46C32 (32,768 bits) are CMOS electrically erasable programmable read only memories (E<sup>2</sup>PROMs) offering unprecedented data access speeds. The devices are packaged to conform to the JEDEC-approved 24-pin configurations for 2K × 8 bit and 4K × 8 bit bipolar PROMs, respectively.

Through the application of revolutionary design techniques these versatile low power devices are able to provide data access times competing with those of bipolar PROMs. Complete PROM compatibility in both read and standby modes allowing these E<sup>2</sup>PROMs to replace bipolar PROMs in existing sockets. The key user limitations of bipolar PROM technology, such as one-time programmability and high power requirements, are overcome by the XL46C16 and XL46C32. In addition to being attractive PROM replacements in existing systems, these devices also open up a whole new domain of design possibilities.

Unprecedented E<sup>2</sup>PROM applications are now possible since these CMOS E<sup>2</sup>PROMs combine the advantages of bipolar access speeds, low CMOS power needs and nonvolatile data alterability. Typical applications include high speed process controllers, environmentally adaptive robotics, programmable character generators and user programmable video display pattern generators. These EXEL high speed E<sup>2</sup>PROMs can replace system combinations of high speed static RAM and nonvolatile storage used in read mostly environments.

In existing bipolar PROM applications the CMOS XL46C16 and XL46C32 reduce active and standby power requirements substantially. The reprogrammable nature of E<sup>2</sup>PROM technology provides the ideal prototyping tool for PROM applications and allows cost effective in-field code updates without requiring the removal and replacement of one time programmable PROMs.

#### PIN CONFIGURATION

##### XL46C16

A <sub>7</sub>	1	24	V <sub>CC</sub>
A <sub>6</sub>	2	23	A <sub>8</sub>
A <sub>5</sub>	3	22	A <sub>9</sub>
A <sub>4</sub>	4	21	A <sub>10</sub>
A <sub>3</sub>	5	20	CS <sub>1</sub>
A <sub>2</sub>	6	19	CS <sub>2</sub>
A <sub>1</sub>	7	18	CS <sub>2</sub>
A <sub>0</sub>	8	17	I/O <sub>7</sub>
I/O <sub>0</sub>	9	16	I/O <sub>6</sub>
I/O <sub>1</sub>	10	15	I/O <sub>5</sub>
I/O <sub>2</sub>	11	14	I/O <sub>4</sub>
V <sub>SS</sub>	12	13	I/O <sub>3</sub>


##### XL46C32

A <sub>7</sub>	1	24	V <sub>CC</sub>
A <sub>6</sub>	2	23	A <sub>8</sub>
A <sub>5</sub>	3	22	A <sub>9</sub>
A <sub>4</sub>	4	21	A <sub>10</sub>
A <sub>3</sub>	5	20	CS <sub>1</sub>
A <sub>2</sub>	6	19	A <sub>11</sub>
A <sub>1</sub>	7	18	CS <sub>2</sub>
A <sub>0</sub>	8	17	I/O <sub>7</sub>
I/O <sub>0</sub>	9	16	I/O <sub>6</sub>
I/O <sub>1</sub>	10	15	I/O <sub>5</sub>
I/O <sub>2</sub>	11	14	I/O <sub>4</sub>
V <sub>SS</sub>	12	13	I/O <sub>3</sub>

#### PIN NAMES

A <sub>0</sub> -A <sub>11</sub>	ADDRESS INPUTS
I/O <sub>0</sub> -I/O <sub>7</sub>	DATA INPUTS/OUTPUTS
CS <sub>1</sub> , CS <sub>2</sub> , CS <sub>3</sub>	CHIP SELECT INPUTS
V <sub>CC</sub>	+5V SUPPLY
V <sub>SS</sub>	GROUND

## BLOCK DIAGRAM



bit is read by comparing the voltage difference between the two halves of the cell through a differential amplifier, any data read after a chip reset cycle but before a write cycle to the addressed location will be arbitrary and invalid. Once the chip is reset, the memory is ready to be written.

### Byte Write Cycle

A byte may not be rewritten without first resetting the chip. Initially, and after each chip reset operation, all bits are in an indeterminate state and are prepared for programming. A byte write cycle is executed by applying  $V_{PP}$  to  $\overline{CS}_1$  and a low ( $V_{IL}$ ) to  $CS_2$  while holding valid address and data values constant for a minimum  $t_{WP}$  specification (see Byte Write Cycle timing diagram). Since a high voltage supply is required for data alteration the device will operate as a read only memory in a 5V-only environment.

Two device specifications are provided for programming. The standard XL46C16 and XL46C32 are programmed at room temperature (20°C to 30°C). The/P suffix version is specified to program over a wider temperature range (0°C to 70°C) for use in applications requiring in-system reprogramming. (See Ordering Information.)

### Standby Mode

Power consumption is reduced by 50% when the device is deselected. Applying a high to  $\overline{CS}_1$ , a low to  $CS_2$ , or a low to  $CS_3$  (on the XL46C16) puts the device in standby mode. Power consumption is further reduced in a CMOS environment with the address inputs held at  $V_{CC}$  or  $V_{SS}$ .

## DEVICE OPERATION

### Read

Data is read from both the XL46C16 and XL46C32 with a bipolar PROM compatible read cycle. This read cycle is initiated by applying a low to  $\overline{CS}_1$  and a high to  $CS_2$  (and also a high to  $CS_3$  on the XL46C16). Data is available within  $t_{AA}$  from the time that the address inputs are valid or  $t_{CS}$  after the last chip select input is asserted, whichever is later. When any of the chip select control inputs are not asserted, the I/O pins remain in a high impedance state to eliminate system bus contention.

### Programming Mode

The XL46C16 and XL46C32 use a complementary cell technique to obtain high speed data access. The complementary cells are programmed in a two stage process. The first stage is a chip reset cycle which brings both halves of every cell in the memory to a high level. This cycle completes in a maximum of 50ms. The second stage is the write cycle during which each byte is individually addressed and written.

Both of these cycles are performed with  $\overline{CS}_1$  at  $V_{PP}$  (10.8V to 20.5V). This ensures high data integrity when the device is used in a 5V-only PROM socket yet allows easy rewrites when the device is placed in a PROM programmer or supplied with a high voltage signal.

### Chip Reset Cycle

The chip reset cycle is executed by applying  $V_{PP}$  to  $\overline{CS}_1$  and a high ( $V_{IH}$ ) to  $CS_2$  (see Chip Reset Cycle timing diagram). During the chip reset cycle both halves of each complementary cell in the memory array are set to a logic one. Since a

## MODE SELECTION

$\overline{CS}_1$	$CS_2$	$CS_3^*$	Mode *	I/O Pins
$V_{IL}$	$V_{IH}$	$V_{IH}$	Read	$D_{OUT}$
<6V	$V_{IL}$	X	Standby	High Z
$V_{IH}$	X	X	Standby	High Z
<6V	X	$V_{IL}$	Standby**	High Z
$V_{PP}$	$V_{IL}$	X	Byte Write	$D_{IN}$
$V_{PP}$	$V_{IH}$	X	Chip Reset	High Z

\* Note that  $CS_3$  only applies to the XL46C16. A<sub>11</sub> replaces  $CS_3$  on the XL46C32.  
\*\*XL46C16 only.

## Endurance

The XL46C16 and XL46C32 are designed for applications requiring up to 100 write cycles per byte. Contact EXEL for special screening to higher levels of endurance.

## PROGRAMMER SUPPORT

Many PROM and EPROM programmer manufacturers are supporting the XL46C16 and XL46C32. Please contact EXEL for an up-to-date list of qualified programmers.

## ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

Temperature Under Bias	-10°C to +85°C
Storage Temperature	-65°C to +125°C
Supply Voltage	-1.0V to +7.0V
Voltage on any Pin with Respect to Ground (Except CS <sub>1</sub> ) <sup>2</sup>	-1.0V to (V <sub>CC</sub> + 0.5V)
Voltage on CS <sub>1</sub> Pin with Respect to Ground	-1.0V to +20.5V
D.C. Output Current	-70mA

## DC OPERATING CHARACTERISTICS

T<sub>A</sub> = 0°C to 70°C, V<sub>CC</sub> = 5V ±10% for standard versions, V<sub>CC</sub> = 5V ± 5% for /V5 versions.

Symbol	Parameter	Limits		Units	Test Conditions
		Min.	Max.		
V <sub>IL</sub>	Input Low Voltage	-0.5	0.8	V	
V <sub>IH</sub>	Input High Voltage	2.0	V <sub>CC</sub> + 0.5	V	
V <sub>OL</sub>	Output Low Voltage		0.45	V	I <sub>OL</sub> = 12mA; V <sub>CC</sub> = 4.5V
V <sub>OH</sub>	Output High Voltage	2.4		V	I <sub>OH</sub> = -2mA; V <sub>CC</sub> = 4.5V
V <sub>C</sub>	Input Clamp Voltage		-1.0	V	I <sub>IN</sub> = -18mA; V <sub>CC</sub> = 4.5V
V <sub>PP</sub>	Program Voltage on CS <sub>1</sub>	10.8	20.5	V	
I <sub>SC</sub>	Output Short Circuit Current <sup>3</sup>		-70	mA	V <sub>OUT</sub> = 0V; V <sub>CC</sub> = 5.5V
I <sub>PP</sub>	V <sub>PP</sub> Supply Current		20	mA	WRITE or RESET modes
I <sub>IH</sub>	Input Leakage Current — High		10	μA	V <sub>IN</sub> = V <sub>CC</sub> = 5.5V
I <sub>IL</sub>	Input Leakage Current — Low		-10	μA	V <sub>IN</sub> = 0V; V <sub>CC</sub> = 5.5V
I <sub>LO</sub>	Output Leakage Current		± 10	μA	STANDBY mode; V <sub>CC</sub> = 5.5V; V <sub>OUT</sub> = 0 to 5.5V
I <sub>CC</sub>	V <sub>CC</sub> Current — Active		90	mA	READ mode; t <sub>RC</sub> = min.
I <sub>SB</sub>	V <sub>CC</sub> Current — Standby		45	mA	STANDBY mode
I <sub>SBC</sub>	V <sub>CC</sub> Current — CMOS Standby		35	mA	CS <sub>1</sub> ≥ V <sub>CC</sub> - 0.2V; CS <sub>2</sub> , CS <sub>3</sub> ≤ 0.2V; V <sub>IN</sub> ≤ 0.2V or ≥ V <sub>CC</sub> - 0.2V

## CAPACITANCE

T<sub>A</sub> = +25°C, f = 1.0 MHz, V<sub>CC</sub> = 5V

Symbol	Parameter	Limits		Units	Test Conditions
		Min.	Max.		
C <sub>I/O</sub>	Input/Output Capacitance		10	pF	STANDBY mode; V <sub>I/O</sub> = 2V
C <sub>IN</sub>	Input Capacitance		10	pF	V <sub>IN</sub> = 2V

### Notes:


- Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- This product includes circuitry specifically designed for the protection of its internal devices from damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying any voltages higher than the rated maxima.
- During I<sub>SC</sub> measurement, only one output at a time should be grounded. Permanent damage may otherwise result.
- t<sub>WR</sub> is defined as the minimum time required after a write pulse before initiating a data read cycle. This parameter is measured from the time at which the falling edge of CS<sub>1</sub> reaches 5.5V until a valid read cycle is initiated. If a read cycle is initiated earlier than the minimum t<sub>WR</sub> the output data may be invalid. Subsequent write cycles may be initiated immediately without delaying for t<sub>WR</sub>.

## AC CHARACTERISTICS


**Read Cycle** – See Figures 1 and 2.

$T_A = 0^\circ\text{C}$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5\text{V} \pm 10\%$  for standard versions,  $V_{CC} = 5\text{V} \pm 5\%$  for /V5 versions.

Symbol	Parameter	XL46C16-55 Limits		XL46C16-60 Limits		XL46C16-70 XL46C32-70 Limits		XL46C16-85 XL46C32-85 Limits		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
$t_{RC}$	Read Cycle Time	55		60		70		85		ns
$t_{AA}$	Address Access Time		55		60		70		85	ns
$t_{CS}$	$\overline{CS}_1$ , $\overline{CS}_2$ or $\overline{CS}_3$ Access Time		35		40		40		45	ns
$t_{LZ}$	Chip Enable to Output Low Z	5		5		5		5		ns
$t_{HZ}$	Chip Disable to Output High Z	0	35	0	40	0	40	0	45	ns
$t_{OH}$	Output Hold from Address Change	10		10		10		10		ns



**Figure 1. AC Test Conditions**




**Figure 2. Read Cycle**

### Chip Reset and Byte Write Cycles – See Figures 3 and 4.


Standard Versions:  $T_A = +20^{\circ}\text{C}$  to  $+30^{\circ}\text{C}$ ,  $V_{CC} = 5\text{V} \pm 10\%$  for standard versions,  $V_{CC} = 5\text{V} \pm 5\%$  for /V5 versions.

/P Versions:  $T_A = 0^{\circ}\text{C}$  to  $+70^{\circ}\text{C}$

Symbol	Parameter	XL46C16 Limits		XL46C32 Limits		Units
		Min.	Max.	Min.	Max.	
$t_{RP}$	Reset Pulse Width	50		50		ms
$t_{WP}$	Write Pulse Width	5		5		ms
$t_{SC}$	$\overline{CS}_2$ Setup Time	0		0		ns
$t_{HC}$	$\overline{CS}_2$ Hold Time	0		0		ns
$t_{WR}$	Write Recovery Time <sup>4</sup>	10		10		$\mu\text{s}$
$t_{AS}$	Address Setup Time	0		0		ns
$t_{AH}$	Address Hold Time	500		500		ns
$t_{DS}$	Data Setup Time	0		0		ns
$t_{DH}$	Data Hold Time	0		0		ns



**Figure 3. Chip Reset Cycle**



**Figure 4. Byte Write Cycle**


## ORDERING INFORMATION

Part Number	Density (bits)	Access Time (ns)	Programming Temperature Range (°C)	Operating Supply Variation (V)
XLS46C16*-55	16K	55	20-30	4.5-5.5 <i>1070</i>
XLS46C16*-60	16K	60		
XLS46C16*-70	16K	70		
XLS46C16*-85	16K	85		
XLS46C16*-55/P	16K	55	0-70	
XLS46C16*-60/P	16K	60		
XLS46C16*-70/P	16K	70		
XLS46C16*-85/P	16K	85		
XLS46C16*-55/V5	16K	55	20-30	4.75-5.25 <i>570</i>
XLS46C16*-60/V5	16K	60		
XLS46C16*-55/PV5	16K	55	0-70	
XLS46C16*-60/PV5	16K	60		
XLS46C32*-70	32K	70	20-30	4.5-5.5 <i>1070</i>
XLS46C32*-85	32K	85		
XLS46C32*-70/P	32K	70	0-70	
XLS46C32*-85/P	32K	85		
XLS46C32*-70/V5	32K	70	20-30	4.75-5.25 <i>570</i>
XLS46C32*-70/PV5	32K	70	0-70	

\* = P for PLASTIC or C for CERDIP package

## PACKAGING INFORMATION

### 24-Lead Hermetic Dual In-Line Cerdip Package Type C



**MICROELECTRONICS, INC.**

2150 Commerce Drive, San Jose, California 95131 408/942-0500 TELEX 171339 TWX 910-338-2116

EXEL reserves the right to make changes in specifications at any time and without notice. The information furnished by EXEL in this publication is believed to be accurate and reliable. However, no responsibility is assumed by EXEL for its use, nor for any infringements of patents or other rights of third parties resulting from its use. No license is granted under any patent or patent rights of EXEL. EXEL's products are not authorized for use as critical components in life support devices or systems. Life support devices or systems are devices or systems which: (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

21003B

COPYRIGHT 1985 EXEL Microelectronics, Inc.