PALCE26V12H-20/25

28-Pin EE CMOS Versatile PAL® Device

Advanced Micro Devices

DISTINCTIVE CHARACTERISTICS

- 28-pin versatile PAL programmable logic device architecture
- Electrically erasable CMOS technology provides half power (only 105 mA) at high speed (20 ns propagation delay)
- 14 dedicated inputs and 12 input/output macrocells for architectural flexibility
- Macrocells can be registered or combinatorial, and active high or active low
- Varied product term distribution allows up to 16 product terms per output

- Two clock inputs for independent functions
- Global asynchronous reset and synchronous preset for initialization
- Register preload for testability and built-in register reset on power-up
- Space-efficient 28-pin SKINNYDIP® and PLCC packages
- Center V_{CC} and GND pins to improve signal characteristics
- Supported by PALASM® software and other design tools and standard logic programmers

GENERAL DESCRIPTION


The PALCE26V12H is a 28-pin version of the popular PAL22V10 architecture. Built with low-power, highspeed, electrically-erasable CMOS technology, the PALCE26V12H offers many unique advantages.

Device logic is automatically configured according to the user's design specification. Design is simplified by PALASM design software from AMD, allowing automatic creation of a programming file based on Boolean or state equations. PALASM software also verifies the design and can provide test vectors for the programmed device. Third-party design tools and logic programmers also support the PALCE26V12H (see Programmer Reference Guide).

The PALCE26V12H utilizes the familiar sum-of-products (AND/OR) architecture that allows users to implement complex logic functions easily and efficiently. Multiple levels of combinatorial logic can always be reduced to sum-of-products form, taking advantage of the very wide input gates available in PAL devices. The functions are programmed into the device through electricallyerasable floating-gate cells in the AND logic array and the macrocells. In the unprogrammed state, all AND product terms float HIGH. If both true and complement of any input are connected, the term will be permanently LOW.

The product terms are connected to the fixed OR array with a varied distribution from 8 to 16 across the outputs (see Block Diagram). The OR sum of the products feeds the output macrocell. Each macrocell can be programmed as registered or combinatorial, active high or active low, with registered I/O possible. The flip-flop can be clocked by one of two clock inputs. The output configuration is determined by four bits controlling three multiplexers in each macrocell.

BLOCK DIAGRAM




PAL, PALASM, and SKINNYDIP are registered trademarks of Advanced Micro Devices. This part is covered by various U.S. and foreign patents owned by Advanced Micro Devices.

Amendment / Issue Date;January 1990

SCMA 2 1 2E 2PS00 4527250

CONNECTION DIAGRAMS

Top View



PLCC WO, _24 \ \ VO8 <u></u> 100, 23 16 ∏ vo, 22 21 GND ٦₀⊏ 20 100 19 104

11757-005A

11757-007A

PIN DESIGNATIONS

CLK GND

Clock Ground

Input

1/0 V_{CC} Input/Output Supply Voltage Note:

Pin 1 is marked for orientation.


ORDERING INFORMATION **Commercial Products**

T-46-19.07

AMD commercial programmable logic products are available with several ordering options. The order number (Valid Combination) is formed by a combination of:

a. Family Type
b. Technology
c. Number of Array Inputs

- d.
- Output Type Number of Outputs
- Power/Speed Options
- g. Package Type h. Operating Conditions
- Optional Processing



Valid Combinations				
PALCE26V12H-20	70.10			
PALCE26V12H-25	PC, JC			


Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device.
Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

Note: Marked with AMD logo.

FUNCTIONAL DESCRIPTION

The PALCE26V12H has fourteen dedicated input lines. two of which can be used as clock inputs. Unused inputs should be tied directly to ground or Vcc. Buffers for device inputs and feedbacks have both true and complementary outputs to provide user-selectable signal polarity. The inputs drive a programmable AND logic array, which feeds a fixed OR logic array.



When $S_3 = 1$ (unprogrammed), the feedback is selected by S_1 . When $S_3 = 0$ (programmed), the feedback is the opposite of that selected by S_1 .

Figure 1. PALCE26V12H Macrocell

S ₃	Sı	So	Output Configuration
1	0	0	Registered Output and Feedback, Active Low
1	0	1	Registered Output and Feedback, Active High
1	1	0	Combinatorial I/O, Active Low
1	1	1	Combinatorial I/O, Active High
0	0	0	Registered I/O, Active Low
0	0	1	Registered I/O, Active High
0	1	0	Combinatorial Output, Registered Feedback, Active Low
0	1	1	Combinatorial Output, Registered Feedback, Active High

S ₂	Clock Input
1	CLK ₁ /I ₀
0	CLK ₂ /l ₃

1 = Unprogrammed EE bit

0 = Programmed EE bit

The OR gates feed the twelve I/O macrocells (see figure 1). The macrocell allows one of eight potential output configurations; registered or combinatorial, active high or active low, with register or I/O pin feedback (see fig-

ure 2). In addition, registered configurations can be clocked by either of the two clock inputs.

The configuration choice is made according to the user's design specification and corresponding programming of the configuration bits So-Sa. Multiplexer controls initially float to Vcc (1) through a programmable cell, selecting the "1" path through the multiplexer. Programming the cell connects the control line to GND (0), selecting the "0" path.

Registered or Combinatorial

Each macrocell of the PALCE26V12H includes a D-type flip-flop for data storage and synchronization. The flipflop is loaded on the LOW-to-HIGH edge of the selected clock input. Any macrocell can be configured as combinatorial by selecting a multiplexer path that bypasses the flip-flop. Bypass is controlled by bit S1.

Programmable Clock

The clock input for any flip-flop can be selected to be from either pin 1 or pin 4. A 2:1 multiplexer controlled by bit S2 determines the clock input.



Programmable Feedback

A 2:1 multiplexer allows the user to determine whether the macrocell feedback comes from the flip-flop or from the I/O pin, independent of whether the output is registered or combinatorial. Thus, registered outputs may have internal register feedback for higher speed (tcr specification applies), or I/O feedback for use of the pin as a direct input (tco specification applies). Combinatorial outputs may have I/O feedback, either for use of the signal in other equations or for use as another direct input, or register feedback.

The feedback multiplexer is controlled by the same bit (S₁) that controls whether the output is registered or combinatorial, as on the 22V10, with an additional control bit (S₃) that allows the alternative feedback path to be selected. When $S_3 = 1$, S_1 selects register feedback for registered outputs $(S_1 = 0)$ and I/O feedback for combinatorial outputs $(S_1 = 1)$. When $S_3 = 0$, the opposite is selected: I/O feedback for registered outputs and register feedback for combinatorial outputs.

Programmable Enable and I/O

Each macrocell has a three-state output buffer controlled by an individual product term. Enable and disable can be a function of any combination of device inputs or feedback. The macrocell provides a bidirectional I/O pin if I/O feedback is selected, and may be configured as a dedicated input if the buffer is always disabled. This is accomplished by connecting all inputs to the enable term, forcing the AND of the complemented inputs to be always LOW. To permanently enable the outputs, all inprogrammed state).

Programmable Output Polarity

The polarity of each macrocell output can be active high or active low, either to match output signal needs or to reduce product terms. Programmable polarity allows Boolean expressions to be written in their most compact form (true or inverted), and the output can still be of the desired polarity. It can also save "DeMorganizing" ef-

Selection is controlled by programmable bit So in the output macrocell, and affects both registered and combinatorial outputs. Selection is automatic, based on the design specification and pin definitions. If the pin definition and output equation have the same polarity, the output is programmed to be active high.

Preset/Reset

For initialization, the PALCE26V12 has additional Preset and Reset product terms. These terms are connected to all registered outputs. When the Synchronous Preset (SP) product term is asserted high, the output registers will be loaded with a HIGH or the next LOW-to-HIGH clock transition. When the Asynchronous Reset (AR) product term is asserted high, the output registers will be immediately loaded with a LOW independent of

Note that preset and reset control the flip-flop, not the output pin. The output level is determined by the output polarity selected.

Power-Up Reset

All flip-flops power up to a logic LOW for predictable system initialization. Outputs of the PALCE26V12H will be HIGH or LOW depending on whether the output is active low or active high, respectively. The Vcc rise must be monotonic, and the reset delay time is 1 ms maximum.

Register Preload

T-46-19-07

The register on the PALCE26V12H can be preloaded from the output pins to facilitate functional testing of complex state machine designs. This feature allows direct loading of arbitrary states, thereby making it unnecessary to cycle through long test vector sequences to reach a desired state. In addition, transitions from illegal states can be verified by loading ilegal states and observing proper recovery.

Security Bit

After programming and verification, a PALCE26V12H design can be secured by programming the security bit. Once programmed, this bit defeats readback of the internal programmed pattern by a device programmer, securing proprietary designs from competitors. Programming the security bit disables preload, and the array will read as if every bit is disconnected. The security bit can only be erased in conjunction with erasure of the entire pattern.


Quality and Testability

The PALCE26V12H offers a very high level of built-in quality. The erasability of the device provides a means of verifying performance of all AC and DC parameters. In addition, this verifies complete programmability and functionality of the device to provide the highest programming yields and post-programming functional yields in the industry.


Programming and Erasing

The PALCE26V12 can be programmed on standard logic programmers. Approved programmers are listed in the Programmer Reference Guide.

The PALCE26V12 may be erased to reset a previously configured device back to its virgin state. Erasure is automatically performed by the programming hardware. No special erase operation is required.





Registered Outputs



Combinatorial Outputs

Figure 2. PALCE26V12H Macrocell Configuration Options





ABSOLUTE MAXIMUM RATINGS

Storage Temperature

-65°C to +150°C

Ambient Temperature with

Power Applied

Supply Voltage with Respect to Ground

-55°C to +125°C

-0.5 V to +7.0 V

DC Input Voltage

-0.6 V to +7.0 V -0.5 V to V_{CC} + 0.5 V

DC Output or I/O Pin Voltage Static Discharge Voltage

2001 V

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature (T_A) Operating in Free Air

Supply Voltage (Vcc)

with Respect to Ground

+4.75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
VoH	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{CC} = \text{Min.}$	2.4		٧
V _{OL}	Output LOW Voltage	$I_{OL} = 16 \text{ mA}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{CC} = \text{Min.}$		0.4	V
V _{IH}	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		V
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		8.0	V
lін	Input HIGH Leakage Current	V _{IN} = 5.5 V, V _{CC} = Max. (Note 2)		10	μΑ
l _{IL}	Input LOW Leakage Current	V _{IN} = 0 V, V _{CC} = Max. (Note 2)		-10	μА
Іохн	Off-State Output Leakage Current HIGH	$V_{OUT} = 5.5 \text{ V}, V_{CC} = \text{Max}.$ $V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 2)}$		10	μА
lozL	Off-State Output Leakage Current LOW	Vout = 0 V, Vcc = Max. V _{IN} = V _{IH} or V _{IL} (Note 2)		-10	μΑ
Isc	Output Short-Circuit Current	V _{OUT} = 0.5 V, V _{CC} = Max. (Note 3)	-30	-130	mA
lcc	Supply Current	V _{IN} = 0 V, Outputs Open (I _{OUT} = 0 mA) V _{CC} = Max.		105	mA

Notes:

- 1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
- 2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).
- 3. Not more than one output should be tested at a time. Duration of the short-circuit should not exceed one second. $V_{OUT} = 0.5 \text{ V}$ has been chosen to avoid test problems caused by tester ground degradation.

T-46-19-0 **CAPACITANCE (Note 1)** Parameter Тур. Unit Symbol **Test Conditions Parameter Description** 5 $V_{CC} = 5.0 \text{ V}$ Input Capacitance $V_{IN} = 0 V$ CIN $T_A = +25^{\circ}C$ рF f = 1 MHz 8 Vout = 0 V Cour **Output Capacitance**

Note:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.


SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Davamatar			-20		-25			
Parameter Symbol	Parameter Des	scription		Min.	Max.	Min.	Max.	Unit
tpD	Input or Feedba	Input or Feedback to Combinatorial Output			20		25	ns
ts	Setup Time from	m Input, Feedback, or S	P to Clock	13		15		ns
tн	Hold Time		0		0		ns	
tco	Clock to Output				12		15	ns
tcr	Clock to Feedback (Note 3)			10		13	ns	
tar	Asynchronous Reset to Registered Output			25		30	ns	
tarw	Asynchronous Reset Width			20		25		ns
tarr	Asynchronous	Reset Recovery Time		20		25		ns
tspR	Synchronous P	reset Recovery Time		13		15		ns
tw.		LOW		10		13		ns
twн	Clock Width	HIGH		10		13		ns
	Maximum	External Feedback	1/(ts + tco)	40		33.3	-	MHz
fmax	Frequency (Note 4) Internal Feedback 1/(1/(ts + tcr)	43		35		MHz
tea	 	put to Output Enable Using Product Term Control			20		25	ns
ten	Input to Output	Disable Using Product	Term Control		20		25	ns




Notes:

- 2. See Switching Test Circuit for test conditions.
- 3. Calculated from measured fMAX internal.
- 4. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.



Notes:


- 1. V_T = 1.5 V
- Input pulse amplitude 0 V to 3.0 V.
 Input rise and fall times 2–5 ns typical.





KS000010-PAL

SWITCHING TEST CIRCUIT



12350-019A

Specification	S ₁	CL	R ₁	R ₂	Measured Output Value
tpp, tco, tcf	Closed				1.5 V
tea	$Z \rightarrow H$: Open $Z \rightarrow L$: Closed	50 pF	300 Ω	390 Ω	1.5 V
ten	H → Z: Open L → Z: Closed	5 pF			$H \rightarrow Z$: $V_{OH} - 0.5 V$ L $\rightarrow Z$: $V_{OL} + 0.5 V$


ENDURANCE CHARACTERISTICS

The PALCE26V12 is manufactured using AMD's advanced Electrically Erasable process. This technology uses an EE cell to replace the fuse link used in bipolar


parts. As a result, the device can be erased and reprogrammed – a feature which allows 100% testing at the factory.

Symbol	Parameter	Min.	Unit	Test Conditions
tor	Min. Pattern Data Retention Time	10	Years	Max. Storage Temperature
TOR .	Will Fallen Data Neterition Time	20	Years	Max. Operating Temperature
N	Min. Reprogramming Cycles	100	Cycles	Normal Programming Conditions

INPUT/OUTPUT EQUIVALENT SCHEMATICS



Typical Input



Typical Output

12197-013A

电极系统 医电路线

OUTPUT REGISTER PRELOAD

The PALCE26V12H registered outputs are provided with circuitry to allow loading each register synchronously with either a HIGH or LOW. This feature will simplify testing since any state can loaded into the registers to control test sequencing.

The pin levels and timing necessary to perform the Preload function are detailed below.

- 1. Raise V_{CC} to 5.0 V \pm 0.5 V.
- 2. Set pin 5 to V_{HH} to disable outputs and enable preload.
- 3. Apply the desired value (VILP/VIHP) to all registered output pins. Leave combinatorial output pins floating.
- 4. Clock appropriate pins, 1 and/or 4, from V_{ILP} to V_{IHP} .
- 5. Remove VILP/VIHP from all registered outputs.

Voltage

Removed

- 6. Lower pin 5 to VIL/VIH.
- 7. Enable outputs according to programmed pattern. Verify for VoL/VoH at all registered output pins. Note that the output pin signal will depend on the programmed polarity.

Parameter Symbol	Parameter Description	Min.	Rec.	Max.	Unit
V _{HH}	Super-level Input Voltage	10.25	10.5	10.75	
V _{ILP}	Low-level Input Voltage	0	0	0.5	٧
VIHP	High-level Input Voltage	2.4	5.0	5.5	٧
to	Delay Time	10	100		μs


Level forced on registered output pln during Preload cycle	Register Q output state after cycle
VIHP	HIGH
VILP	LOW

Outputs

Disabled

To VIHP

or VILP



Preload Waveforms

Clocked

11757-008A


POWER-UP RESET

The power-up reset feature ensures that all flip-flops will be reset to LOW after the device has been powered up. The output state will depend on the programmed configuration. This feature is valuable in simplifying state machine initialization. A timing diagram and parameter table are shown below. Due to the synchronous operation of the power-up reset and the wide range of ways Vcc can rise to its steady state, two conditions are re-

quired to ensure a valid power-up reset. These conditions are:

- 1. The V_{CC} rise must be monotonic. T-46-19-07
- Following reset, the clock input must not be driven from LOW to HIGH until all applicable input and feedback setup times are met.

Parameter Symbol	Parameter Description	Max.	Unit		
tpa	Power-up Reset Time	1000	ns		
ts	Input or Feedback Setup Time	See Switching			
tw.	Clock Width LOW	Characteristics			



Power-Up Reset Waveform