



Integrated Device Technology, Inc.

32K x 32, 3.3V SYNCHRONOUS SRAM WITH FLOW-THROUGH OUTPUTS

PRELIMINARY
IDT71V433

FEATURES:

- 32K x 32 memory configuration
- Supports high performance system speed - up to 66 MHz (9 ns Clock-to-Data Access)
- LBO input selects interleaved or linear burst mode
- Self-timed write cycle with global write control (**GW**), byte write enable (**BWE**), and byte writes (**BWx**)
- Power down controlled by ZZ input
- Single 3.3V power supply (+10/-5%)
- Packaged in a JEDEC Standard 100-pin rectangular plastic thin quad flatpack (TQFP)

DESCRIPTION:

The IDT71V433 is a 3.3V high-speed 1,048,576-bit SRAM organized as 32K x 32 with full support of various processor interfaces including the Pentium™ and PowerPC™. The flow-through burst architecture provides cost-effective 2-1-1-1 performance for processors up to 66 MHz.

PIN DESCRIPTION SUMMARY

A0 – A14	Address Inputs	Input	Synchronous
<u>CE</u>	Chip Enable	Input	Synchronous
CS0, <u>CS1</u>	Chips Selects	Input	Synchronous
<u>OE</u>	Output Enable	Input	Asynchronous
<u>GW</u>	Global Write Enable	Input	Synchronous
<u>BWE</u>	Byte Write Enable	Input	Synchronous
<u>BW1-BW4</u>	Individual Byte Write Selects	Input	Synchronous
CLK	Clock Input	Input	N/A
<u>ADV</u>	Burst Address Advance	Input	Synchronous
<u>ADSC</u>	Address Status (Cache Controller)	Input	Synchronous
<u>ADSP</u>	Address Status (Processor)	Input	Synchronous
<u>LBO</u>	Linear / Interleaved Burst Order	Input	DC
ZZ	Sleep Mode	Input	Asynchronous
I/O-I/O31	Data Input/Output	I/O	Synchronous
VDD, VDDQ	Core and I/O Power Supply (3.3V)	Power	N/A
Vss, Vssq	Array Ground, I/O Ground	Power	N/A

3729 tbl 01

The IDT logo is a registered trademark and CacheRAM is a trademark of Integrated Device Technology.
 Pentium is a trademark of Intel Corp.
 PowerPC is a trademark of International Business Machines, Inc.

COMMERCIAL TEMPERATURE RANGE

©1997 Integrated Device Technology, Inc.

FEBRUARY 1997

3729-1

PIN DEFINITIONS⁽¹⁾


Symbol	Pin Function	I/O	Active	Description
A0-A14	Address Inputs	I	N/A	Synchronous Address inputs. The address register is triggered by a combination of the rising edge of CLK and ADSC Low or ADSP Low and CE Low.
ADSC	Address Status (Cache Controller)	I	LOW	Synchronous Address Status from Cache Controller. ADSC is an active LOW input that is used to load the address registers with new addresses. ADSC is NOT GATED by CE.
ADSP	Address Status (Processor)	I	LOW	Synchronous Address Status from Processor. ADSP is an active LOW input that is used to load the address registers with new addresses. ADSP is gated by CE.
ADV	Burst Address Advance	I	LOW	Synchronous Address Advance. ADV is an active LOW input that is used to advance the internal burst counter, controlling burst access after the initial address is loaded. When this input is HIGH the burst counter is not incremented; that is, there is no address advance.
BWE	Byte Write Enable	I	LOW	Synchronous byte write enable gates the byte write inputs BW1-BW4. If BWE is LOW at the rising edge of CLK then BWx inputs are passed to the next stage in the circuit. A byte write can still be blocked if ADSP is LOW at the rising edge of CLK. If ADSP is HIGH and BWx is LOW at the rising edge of CLK then data will be written to the SRAM. If BWE is HIGH then the byte write inputs are blocked and only GW can initiate a write cycle.
BW1-BW4	Individual Byte Write Enables	I	LOW	Synchronous byte write enables. Each 8-bit byte has its own active LOW byte write. Any active byte write causes all outputs to be disabled. ADSP LOW disables all byte writes. BW1-BW4 must meet specified setup and hold times with respect to CLK.
CE	Chip Enable	I	LOW	Synchronous chip enable. CE is used with CS0 and CS1 to enable the IDT71V433. CE also gates ADSP.
CLK	Clock	I	N/A	This is the clock input. All timing references for the device are made with respect to this input.
CS0	Chip Select 0	I	HIGH	Synchronous active HIGH chip select. CS0 is used with CE and CS1 to enable the chip.
CS1	Chip Select 1	I	LOW	Synchronous active LOW chip select. CS1 is used with CE and CS0 to enable the chip.
GW	Global Write Enable	I	LOW	Synchronous global write enable. This input will write all four 8-bit data bytes when LOW on the rising edge of CLK. GW superceeds individual byte write enables.
I/O0-I/O31	Data Input/Output	I/O	N/A	Synchronous data input/output (I/O) pins. Only the data input path is registered and triggered by the rising edge of CLK. Outputs are Flow-through.
LBO	Linear Burst	I	LOW	When LBO is HIGH the Interleaved Order (Intel) burst sequence is selected. When LBO is LOW the Linear (PowerPC) burst sequence is selected. LBO has an internal pull-up resistor.
OE	Output Enable	I	LOW	Asynchronous output enable. When OE is HIGH the I/O pins are in a high-impedance state. When OE is LOW the data output drivers are enabled if the chip is also selected.
VDD	Power Supply	N/A	N/A	3.3V core power supply inputs.
VDDQ	Power Supply	N/A	N/A	3.3V I/O power supply inputs.
VSS	Ground	N/A	N/A	Core ground pins.
VSSQ	Ground	N/A	N/A	I/O ground pins.
NC	No Connect	N/A	N/A	NC pins are not electrically connected to the chip.
ZZ	Sleep Mode	I	HIGH	Asynchronous sleep mode input. ZZ HIGH will gate the CLK internally and power down the IDT71V433 to its lowest power consumption level. Data retention is guaranteed in Sleep Mode. ZZ has an internal pull-down resistor.

NOTE:

3729 tbl 02

1. All synchronous inputs must meet specified setup and hold times with respect to CLK.

FUNCTIONAL BLOCK DIAGRAM



3729 drw 01

RECOMMENDED DC OPERATING CONDITIONS.


Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{DD}	Core Supply Voltage	3.135	3.3	3.63	V
V _{DDQ}	I/O Supply Voltage	3.135	3.3	3.63	V
V _{SS} , V _{SQ}	Ground	0	0	0	V
V _{IH}	Input High Voltage	2.0 ⁽¹⁾	—	V _{DDQ} +.3 ⁽²⁾	V
V _{IL}	Input Low Voltage	-0.5 ⁽³⁾	—	0.8	V

NOTE:

3729 tbl 03

1. V_{IH} and V_{IL} as indicated is for both input and I/O pins.2. V_{IH} (max) = 6.0V for pulse width less than tCYC/2, once per cycle.3. V_{IL} (min) = -1.0V for pulse width less than tCYC/2, once per cycle.

PIN CONFIGURATION



* Pin 14 does not have to be directly connected to V_{SS} as long as the input voltage is $\leq V_{IL}$

3729 drw 02

TOP VIEW
TQFPABSOLUTE MAXIMUM DC RATINGS⁽¹⁾

Symbol	Rating	Com'l.	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
VTERM ⁽³⁾	Terminal Voltage with Respect to GND	-0.5 to +VDD+0.5	V
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
TSTG	Storage Temperature	-55 to +125	°C
PT	Power Dissipation	1.2	W
IOUT	DC Output Current	50	mA

NOTES:

3729 tbl 04

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- V_{DD}, V_{DDQ} and input terminals only.
- I/O terminals.

CAPACITANCE

(TA = +25°C, f = 1.0MHz, TQFP package)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 3dV	4	pF
C _{I/O}	I/O Capacitance	V _{OUT} = 3dV	8	pF

NOTE:

3729 tbl 05

- This parameter is guaranteed by device characterization, but not production tested.

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (VDD = 3.3V +10/-5%)

Symbol	Parameter	Test Condition	Min.	Max.	Unit
I _I	Input Leakage Current	VDD = Max., V _{IN} = 0V to VDD	—	5	µA
I _I	ZZ & LBO Input Leakage Current ⁽¹⁾	VDD = Max., V _{IN} = 0V to VDD	—	30	µA
I _O	Output Leakage Current	$\overline{CE} \geq V_{IH}$ or $\overline{OE} \geq V_{IH}$, V _{OUT} = 0V to VDD, VDD = Max.	—	5	µA
V _{OL}	Output Low Voltage	I _{OL} = 5mA, VDD = Min.	—	0.4	V
V _{OH}	Output High Voltage	I _{OL} = -5mA, VDD = Min.	2.4	—	V

NOTE:

3729 tbl 06

1. The ZZ pin has an internal pull-down resistor to V_{SSQ}.
 The LBO pin has an internal pull-up resistor to V_{DDQ}.


DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾ (VHD = VDDQ-0.2V, VLD = 0.2V)

Symbol	Parameter	Test Condition	S9	S10	S11	SA9	Unit
I _{DD}	Operating Core Power Supply Current	Device Selected, Outputs Open, VDD = Max., VDDQ = Max., V _{IN} ≥ V _{IL} or ≤ V _{IL} , f = f _{MAX} ⁽²⁾	225	215	210	225	mA
I _{SB}	Standby Core Power Supply Current	Device Deselected, Outputs Open, VDD = Max., VDDQ = Max., V _{IN} ≥ V _{IL} or ≤ V _{IL} , f = f _{MAX} ⁽²⁾	50	45	40	50	mA
I _{SB1}	Full Standby Core Power Supply Current	Device Deselected, Outputs Open, VDD = Max., VDDQ = Max., V _{IN} ≥ V _{HD} or ≤ V _{LD} , f = 0 ⁽²⁾	15	15	15	15	mA
I _{ZZ}	Full Sleep Mode Core Power Supply Current	ZZ ≥ V _{HD} , VDD = Max., VDDQ = Max. V _{IN} ≥ V _{HD} or ≤ V _{LD} , f = 0 ⁽²⁾	15	15	15	15	mA


NOTES:

3729 tbl 07

1. All values are maximum guaranteed values.
 2. At f = f_{MAX}, inputs are cycling at the maximum frequency of read cycles of 1/t_{CYC} while ADSC = LOW; f=0 means no input lines are changing.



3729 drw 03



3729 drw 04

Figure 2. High-Impedance Test Load
(for t_{OHZ}, t_{CHZ}, t_{OLZ}, and t_{DC1})

Figure 1. Lumped Capacitive Load, Typical Derating

* Including scope and jig

SYNCHRONOUS TRUTH TABLE^(1, 2)

Operation	Address Used	\overline{CE}	\overline{CS}_0	\overline{CS}_1	\overline{ADSP}	\overline{ADSC}	\overline{ADV}	\overline{GW}	\overline{BWE}	\overline{BWx}	$\overline{OE}^{(3)}$	CLK	I/O
Deselected Cycle, Power Down	None	H	X	X	X	L	X	X	X	X	X	↑	HI-Z
Deselected Cycle, Power Down	None	L	X	H	L	X	X	X	X	X	X	↑	HI-Z
Deselected Cycle, Power Down	None	L	L	X	L	X	X	X	X	X	X	↑	HI-Z
Deselected Cycle, Power Down	None	L	X	H	X	L	X	X	X	X	X	↑	HI-Z
Deselected Cycle, Power Down	None	L	L	X	X	L	X	X	X	X	X	↑	HI-Z
Read Cycle, Begin Burst	External	L	H	L	L	X	X	X	X	X	L	↑	DOUT
Read Cycle, Begin Burst	External	L	H	L	L	X	X	X	X	X	H	↑	HI-Z
Read Cycle, Begin Burst	External	L	H	L	H	L	X	H	H	X	L	↑	DOUT
Read Cycle, Begin Burst	External	L	H	L	H	L	X	H	L	H	L	↑	DOUT
Read Cycle, Begin Burst	External	L	H	L	H	L	X	H	L	H	H	↑	HI-Z
Write Cycle, Begin Burst	External	L	H	L	H	L	X	H	L	L	X	↑	DIN
Write Cycle, Begin Burst	External	L	H	L	H	L	X	L	X	X	X	↑	DIN
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	H	H	X	L	↑	DOUT
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	H	H	X	H	↑	HI-Z
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	H	X	H	L	↑	DOUT
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	H	X	H	H	↑	HI-Z
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	H	H	X	L	↑	DOUT
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	H	H	X	H	↑	HI-Z
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	H	X	H	L	↑	DOUT
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	H	X	H	H	↑	HI-Z
Write Cycle, Continue Burst	Next	X	X	X	H	H	L	H	L	L	X	↑	DIN
Write Cycle, Continue Burst	Next	X	X	X	H	H	L	L	X	X	X	↑	DIN
Write Cycle, Continue Burst	Next	H	X	X	X	H	L	H	L	L	X	↑	DIN
Write Cycle, Continue Burst	Next	H	X	X	X	H	L	L	X	X	X	↑	DIN
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	H	X	L	↑	DOUT
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	H	X	H	↑	HI-Z
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	X	H	L	↑	DOUT
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	X	H	H	↑	HI-Z
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	X	L	↑	DOUT
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	X	H	↑	HI-Z
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	X	H	↑	DOUT
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	X	H	↑	HI-Z
Write Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	L	L	X	↑	DIN
Write Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	L	X	X	↑	DIN
Write Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	L	L	X	↑	DIN
Write Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	L	X	X	↑	DIN

NOTES:

1. L = V_{IL} , H = V_{IH} , X = Don't Care.
2. ZZ = LOW for this table.
3. \overline{OE} is an asynchronous input.

3729 tbl 08

SYNCHRONOUS WRITE FUNCTION TRUTH TABLE⁽¹⁾

Operation	\overline{GW}	\overline{BWE}	\overline{BW}_1	\overline{BW}_2	\overline{BW}_3	\overline{BW}_4
Read	H	H	X	X	X	X
Read	H	L	H	H	H	H
Write all Bytes	L	X	X	X	X	X
Write all Bytes	H	L	L	L	L	L
Write Byte 1 ⁽²⁾	H	L	L	H	H	H
Write Byte 2 ⁽²⁾	H	L	H	L	H	H
Write Byte 3 ⁽²⁾	H	L	H	H	L	H
Write Byte 4 ⁽²⁾	H	L	H	H	H	L

NOTES:

1. L = V_{IL} , H = V_{IH} , X = Don't Care.
 2. Multiple bytes may be selected during the same cycle.

3729 tbl 09

ASYNCHRONOUS TRUTH TABLE⁽¹⁾

Operation ⁽²⁾	\overline{OE}	ZZ	I/O Status	Power
Read	L	L	Data Out (I/O ₀ – I/O ₃₁)	Active
Read	H	L	High-Z	Active
Write	X	L	High-Z — Data In (I/O ₀ – I/O ₃₁)	Active
Deselected	X	L	High-Z	Standby
Sleep Mode	X	H	High-Z	Sleep

NOTES:

1. L = V_{IL} , H = V_{IH} , X = Don't Care.
 2. Synchronous function pins must be biased appropriately to satisfy operation requirements.

3729 tbl 10

INTERLEAVED BURST SEQUENCE TABLE ($\overline{LBO}=V_{DD}$)

	Sequence 1		Sequence 2		Sequence 3		Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	0	0	1	1	1	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address ⁽¹⁾	1	1	1	0	0	1	0	0

NOTE:

1. Upon completion of the Burst sequence the counter wraps around to its initial state.

3729 tbl 11

LINEAR BURST SEQUENCE TABLE ($\overline{LBO}=V_{SS}$)

	Sequence 1		Sequence 2		Sequence 3		Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	1	0	1	1	0	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address ⁽¹⁾	1	1	0	0	0	1	1	0

NOTE:

1. Upon completion of the Burst sequence the counter wraps around to its initial state.

3729 tbl 12

AC ELECTRICAL CHARACTERISTICS


(VDD = 3.3V +10/-5%, TA = 0 to 70°C)

Symbol	Parameter	71V433S9		71V433S10		71V433S11		71V433SA9		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Clock Parameters										
tCYC	Clock Cycle Time	15	—	16.7	—	20	—	15	—	ns
tCH ⁽¹⁾	Clock High Pulse Width	5	—	5.5	—	6	—	6	—	ns
tCL ⁽¹⁾	Clock Low Pulse Width	5	—	5.5	—	6	—	6	—	ns
Output Parameters										
tCD	Clock High to Valid Data	—	9	—	10	—	11	—	9.5	ns
tCDC	Clock High to Data Change	3	—	3	—	3	—	3	—	ns
tCLZ ⁽²⁾	Clock High to Output Active	0	—	0	—	0	—	0	—	ns
tCHZ ⁽²⁾	Clock High to Data High-Z	3	5	3	5	3	6	3	5	ns
toE	Output Enable Access Time	—	4	—	4	—	4	—	4	ns
tOLZ ⁽²⁾	Output Enable Low to Data Active	0	—	0	—	0	—	0	—	ns
toHZ ⁽²⁾	Output Enable High to Data High-Z	—	5	—	5	—	6	—	5	ns
Set Up Times										
tSA	Address Setup Time	2.5	—	2.5	—	2.5	—	2.5	—	ns
tSS	Address Status Setup Time	2.5	—	2.5	—	2.5	—	2.5	—	ns
tSD	Data In Setup Time	2.5	—	2.5	—	2.5	—	2.5	—	ns
tSW	Write Setup Time	2.5	—	2.5	—	2.5	—	2.5	—	ns
tSAV	Address Advance Setup Time	2.5	—	2.5	—	2.5	—	2.5	—	ns
tSC	Chip Enable/Select Setup Time	2.5	—	2.5	—	2.5	—	2.5	—	ns
Hold Times										
tHA	Address Hold Time	0.5	—	0.5	—	0.5	—	0.5	—	ns
tHS	Address Status Hold Time	0.5	—	0.5	—	0.5	—	0.5	—	ns
tHD	Data In Hold Time	0.5	—	0.5	—	0.5	—	0.5	—	ns
tHW	Write Hold Time	0.5	—	0.5	—	0.5	—	0.5	—	ns
tHAV	Address Advance Hold Time	0.5	—	0.5	—	0.5	—	0.5	—	ns
tHC	Chip Enable/Select Hold Time	0.5	—	0.5	—	0.5	—	0.5	—	ns
Sleep Mode and Configuration Parameters										
tZZPW	ZZ Pulse Width	100	—	100	—	100	—	100	—	ns
tZZR ⁽³⁾	ZZ Recovery Time	100	—	100	—	100	—	100	—	ns
tCFG ⁽⁴⁾	Configuration Set-up Time	60	—	67	—	80	—	80	—	ns

NOTES:

1. Measured as HIGH above 2.0V and LOW below 0.8V.
2. Transition is measured $\pm 200\text{mV}$ from steady-state.
3. Device must be deselected when powered-up from sleep mode.
4. tCFG is the minimum time required to configure the device based on the LBO input. LBO is a static input and must not change during normal operation.

3729 tbl 13


**AC TEST CONDITIONS**

Input Pulse Levels	0 to 3V
Input Rise/Fall Times	2ns
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V
AC Test Load	See Figures 2 and 3

3729 tbl 14


3729 dw 05

Figure 3. AC Test Load

TIMING WAVEFORM OF READ CYCLE^(1, 2)


NOTES:

1. O₁(Ax) represents the first output from the external address Ax. O₁(Ay) represents the next output data in the burst sequence of the base address Ay, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input.
2. ZZ input is LOW and LBO is Don't Care for this cycle.
3. CS₀ timing transitions are identical but inverted to the CE and CS₁ signals. For example, when CE and CS₁ are LOW on this waveform, CS₀ is HIGH.

TIMING WAVEFORM OF COMBINED READ AND WRITE CYCLES^(1, 2,3)**NOTES:**

1. Device is selected through entire cycle; \overline{CE} and \overline{CS}_1 are LOW, CS_0 is HIGH.
2. ZZ input is LOW and \overline{LBO} is Don't Care for this cycle.
3. O1 (Ay) represents the first output from the external address Ay; O2 (Ay) represents the next output data in the burst sequence of the base address Ay, etc. where AO and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input.


3729 dw 07

TIMING WAVEFORM OF WRITE CYCLE NO. 1 - \overline{GW} CONTROLLED^(1, 2, 3)

NOTES:

1. ZZ input is LOW, \overline{BWE} is HIGH, and \overline{LBO} is Don't Care for this cycle.
2. O1 (A_x) represents the first output from the external address A_x . O1 (A_y) represents the next output data in the burst sequence of the base address A_y , etc. where A_0 and A_1 are advancing for the four word burst in the sequence defined by the state of the \overline{LBO} input.
3. CS0 timing transitions are identical but inverted to the \overline{CE} and \overline{CS}_1 signals. For example, when \overline{CE} and \overline{CS}_1 are LOW on this waveform, CS0 is HIGH.


3729 dw 08

TIMING WAVEFORM OF WRITE CYCLE NO. 2 - BYTE CONTROLLED^(1, 2, 3)

NOTES:

1. ZZ input is LOW, \overline{GW} is HIGH, and \overline{BO} is Don't Care for this cycle.
2. O1 (Ax) represents the first output from the external address Ax. O1 (Ay) represents the next output data in the burst sequence of the base address Ax, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the \overline{BO} input.
3. CS0 timing transitions are identical but inverted to the \overline{CE} and $\overline{CS1}$ signals. For example, when \overline{CE} and $\overline{CS1}$ are LOW on this waveform, CS0 is HIGH.


3729 drw 09

TIMING WAVEFORM OF SLEEP (ZZ) AND POWER-DOWN MODES^(1, 2, 3)

NOTES:

1. ZZ input is LOW, \overline{GW} is HIGH, and \overline{LBO} is Don't Care for this cycle.
2. O1 (Ax) represents the first output from the external address Ax. O2 (Ay) represents the next output data in the burst sequence of the base address Ax, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the \overline{LBO} input.
3. CS0 timing transitions are identical but inverted to the \overline{CE} and $\overline{CS1}$ signals. For example, when \overline{CE} and $\overline{CS1}$ are LOW on this waveform, CS0 is HIGH.

NON-BURST READ CYCLE TIMING WAVEFORM




3729 drw 11

NOTES:

1. ZZ input is LOW, \overline{ADV} is HIGH, and \overline{LBO} is Don't Care for this cycle.
2. (Ax) represents the data for address Ax, etc.
3. For read cycles, \overline{ADSP} and \overline{ADSC} function identically and are therefore interchangeable.

NON-BURST WRITE CYCLE TIMING WAVEFORM




3729 drw 12

NOTES:

1. ZZ input is LOW, \overline{ADV} and \overline{OE} are HIGH, and \overline{LBO} is Don't Care for this cycle.
2. (Ax) represents the data for address Ax, etc.
3. Although only \overline{GW} writes are shown, the functionality of \overline{BWE} and \overline{BWx} together is the same as \overline{GW} .
4. For write cycles, \overline{ADSP} and \overline{ADSC} have different limitations.

ORDERING INFORMATION





3729 drw 13


PACKAGE DIAGRAM OUTLINES

TQFP (Continued)



REVISIONS				
DCN	REV	DESCRIPTION	DATE	APPROVED
26749	00	INITIAL RELEASE	08/09/94	T. YU
27389	01	REDRAW TO JEDEC FORMAT	12/12/94	



DETAIL A



DETAIL B



DETAIL C

TOLERANCES UNLESS SPECIFIED		Integrated Device Technology, Inc. 2975 Sanden Way, Santa Clara, CA 95054	
DECIMAL	ANGULAR		
.000±	±		
.000±			
.000±			
APPROVALS	DATE	TITLE PK PACKAGE OUTLINE	
DRAWN <i>ad</i>	08/09/94	14.0 X 20.0 X 1.4 mm TQFP	
CHECKED		1.00/10 FORM	
		SIZE	DRAWING No.
		C	PSC-4045
		REV 01	
DO NOT SCALE DRAWING			