



Integrated Device Technology, Inc.

3.3V CMOS 16-BIT REGISTER (3-STATE)

IDT54/74FCT163374/A/C
IDT54/74FCT163H374/A/C

FEATURES:

- 0.5 MICRON CMOS Technology
- **Typical tsk(o) (Output Skew) < 250ps**
- ESD > 2000V per MIL-STD-883, Method 3015;
> 200V using machine model (C = 200pF, R = 0)
- 25 mil Center SSOP and Cerpack Packages and
19.6 mil pitch TSSOP Package
- Extended commercial range of -40°C to +85°C
- Vcc = 3.3V ±0.3V, Normal Range or
Vcc = 2.7 to 3.6V, Extended Range
- CMOS power levels (10μW typ. static)
- Rail-to-Rail output swing for increased noise margin
- Military product compliant to MIL-STD-883, Class B
- Low Ground Bounce (0.3V typ.)
- Inputs (except I/O) can be driven by 3.3V or 5V
components



DESCRIPTION:

The IDT54/74FCT163374/A/C 16-bit edge-triggered D-type registers are built using advanced dual metal CMOS technology. These high-speed, low-power registers are ideal for use as buffer registers for data synchronization and storage. The Output Enable (xOE) and clock (xCLK) controls are organized to operate each device as two 8-bit registers or one 16-bit register with common clock. Flow-through organization of signal pins facilitates ease of layout. All inputs are designed with hysteresis for improved noise margin.

The inputs of IDT54/74FCT163374/A/C can be driven from either 3.3V or 5V devices. This feature allows the use of these devices as translators in a mixed 3.3V/5V supply system.

The IDT54/74FCT163H374/A/C have "Bus Hold" which retains the input's last state whenever the input goes to high impedance. This prevents "floating" inputs and eliminates the need for pull-up/down resistors.

FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

APRIL 1994

©1994 Integrated Device Technology, Inc.

8.4

DSC-4637/2

1

■ 4825771 0015896 301 ■

2775 drw 03

2775 dnr 04

PIN DESCRIPTION

Pin Names	Description
xDx	Data Inputs ⁽¹⁾
xCLK	Clock Inputs
xOx	3-State Outputs
xOE	3-State Output Enable Input (Active LOW)

NOTE:

1. On FCT163H374 these pins have "Bus Hold". All other pins are standard inputs, outputs or I/Os.

2775 tbl 01

FUNCTION TABLE⁽¹⁾

Function	Inputs			Outputs
	xDx	xCLK	xOE	xOx
Hi-Z	X	L	H	Z
	X	H	H	Z
Load Register	L	↑	L	L
	H	↑	L	H
	L	↑	H	Z
	H	↑	H	Z

NOTE:

1. H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
Z = High Impedance
↑ = LOW-to-HIGH transition

2775 tbl 02

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Military	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	-0.5 to +4.6	V
VTERM ⁽³⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
VTERM ⁽⁴⁾	Terminal Voltage with Respect to GND	-0.5 to V _{CC} + 0.5	-0.5 to V _{CC} + 0.5	V
T _A	Operating Temperature	-40 to +85	-55 to +125	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	-65 to +135	°C
T _{STG}	Storage Temperature	-55 to +125	-65 to +150	°C
P _T	Power Dissipation	1.0	1.0	W
I _{OUT}	DC Output Current	-60 to +60	-60 to +60	mA

NOTES:

2775 lmk 03

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. V_{CC} terminals.
3. Input terminals.
4. Output and I/O terminals.

CAPACITANCE (T_A = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Typ.	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	3.5	6.0	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	3.5	8.0	pF

NOTE:

1. This parameter is measured at characterization but not tested.

2775 lmk 04

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (STANDARD PARTS)

Following Conditions Apply Unless Otherwise Specified:

Commercial: TA = -40°C to +85°C, VCC = 2.7V to 3.6V; Military: TA = -55°C to +125°C, VCC = 2.7V to 3.6V

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
VIH	Input HIGH Level (Input pins)	Guaranteed Logic HIGH Level		2.0	—	5.5	V
	Input HIGH Level (I/O pins)			2.0	—	VCC+0.5	
VIL	Input LOW Level (Input and I/O pins)	Guaranteed Logic LOW Level		-0.5	—	0.8	V
IIH	Input HIGH Current (Input pins) ⁽⁶⁾	VCC = Max.	VI = 5.5V	—	—	±1	μA
	Input HIGH Current (I/O pins) ⁽⁶⁾		VI = VCC	—	—	±1	
IIL	Input LOW Current (Input pins) ⁽⁶⁾		VI = GND	—	—	±1	
	Input LOW Current (I/O pins) ⁽⁶⁾		VI = GND	—	—	±1	
IOZH	High Impedance Output Current (3-State Output pins) ⁽⁶⁾	VCC = Max.	VO = VCC	—	—	±1	μA
			VO = GND	—	—	±1	
VIK	Clamp Diode Voltage	VCC = Min., IIN = -18mA		—	-0.7	-1.2	V
IODH	Output HIGH Current	VCC = 3.3V, VIN = VIH or VIL, VO = 1.5V ⁽³⁾		-36	-60	-110	mA
IODL	Output LOW Current	VCC = 3.3V, VIN = VIH or VIL, VO = 1.5V ⁽³⁾		50	90	200	mA
VOH	Output HIGH Voltage	VCC = Min. VIN = VIH or VIL	IOH = -0.1mA	VCC-0.2	—	—	V
			IOH = -3mA	2.4	3.0	—	
		VCC = 3.0V VIN = VIH or VIL	IOH = -6mA MIL. IOH = -8mA COM'L.	2.4 ⁽⁵⁾	3.0	—	
VOL	Output LOW Voltage	VCC = Min. VIN = VIH or VIL	IOL = 0.1mA	—	—	0.2	V
			IOL = 16mA	—	0.2	0.4	
			IOL = 24mA	—	0.3	0.5	
Ios	Short Circuit Current ⁽⁴⁾	VCC = Max., VO = GND ⁽³⁾		-60	-135	-240	mA
VH	Input Hysteresis	—		—	150	—	mV
ICCL ICCH ICCZ	Quiescent Power Supply Current	VCC = Max., VIN = GND or VCC	COM'L.	—	0.1	10	μA
			MIL.	—	0.1	100	

2775 link 05

NOTES:

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at VCC = 3.3V, +25°C ambient.
- Not more than one output should be tested at one time. Duration of the test should not exceed one second.
- This parameter is guaranteed but not tested.
- VOH = VCC - 0.6V at rated current.
- The test limit for this parameter is ±5μA at TA = -55°C.

8

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (BUS HOLD)

Following Conditions Apply Unless Otherwise Specified:

Commercial: TA = -40°C to +85°C, VCC = 2.7V to 3.6V; Military: TA = -55°C to +125°C, VCC = 2.7V to 3.6V

Symbol	Parameter		Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
V _{IH}	Input HIGH Level (Input pins)		Guaranteed Logic HIGH Level		2.0	—	5.5	V
	Input HIGH Level (I/O pins)				2.0	—	V _{CC} +0.5	
V _{IL}	Input LOW Level (Input and I/O pins)		Guaranteed Logic LOW Level		-0.5	—	0.8	V
I _{IH}	Input HIGH Current ⁽⁷⁾	Standard Input ⁽⁶⁾	V _{CC} = Max.	V _I = V _{CC}	—	—	±1	μA
		Standard I/O ⁽⁶⁾			—	—	±1	
		Bus Hold Input			—	—	±100	
		Bus Hold I/O			—	—	±100	
I _{IL}	Input LOW Current ⁽⁷⁾	Standard Input ⁽⁶⁾		V _I = GND	—	—	±1	
		Standard I/O ⁽⁶⁾			—	—	±1	
		Bus Hold Input			—	—	±100	
		Bus Hold I/O			—	—	±100	
I _{BHH} I _{BHL}	Bus Hold Sustain Current ⁽⁷⁾	Bus Hold Input	V _{CC} = Min.	V _I = 2.0V	-50	—	—	μA
V _I = 0.8V			+50	—	—			
I _{BHHO} I _{BHLO}	Bus Hold Overdrive Current ⁽⁷⁾	Bus Hold Input	V _{CC} = Max.	V _I = 1.5V	—	—	TBD	mA
—			—	TBD				
I _{OZH}	High Impedance Output Current (3-State Output pins) ⁽⁶⁾		V _{CC} = Max.	V _O = V _{CC}	—	—	±1	μA
I _{OZL}				V _O = GND	—	—	±1	
V _{IK}	Clamp Diode Voltage		V _{CC} = Min., I _{IN} = -18mA		—	-0.7	-1.2	V
I _{DH}	Output HIGH Current		V _{CC} = 3.3V, V _{IN} = V _{IH} or V _{IL} , V _O = 1.5V ⁽³⁾		-36	-60	-110	mA
I _{ODL}	Output LOW Current		V _{CC} = 3.3V, V _{IN} = V _{IH} or V _{IL} , V _O = 1.5V ⁽³⁾		50	90	200	mA
V _{OH}	Output HIGH Voltage		V _{CC} = Min. V _{IN} = V _{IH} or V _{IL}	I _{OH} = -0.1mA	V _{CC} -0.2	—	—	V
				I _{OH} = -3mA	2.4	3.0	—	
			V _{CC} = 3.0V V _{IN} = V _{IH} or V _{IL}	I _{OH} = -6mA MIL. I _{OH} = -8mA COM'L.	2.4 ⁽⁵⁾	3.0	—	
V _{OL}	Output LOW Voltage		V _{CC} = Min. V _{IN} = V _{IH} or V _{IL}	I _{OL} = 0.1mA	—	—	0.2	V
				I _{OL} = 16mA	—	0.2	0.4	
				I _{OH} = 24mA	—	0.3	0.5	
I _{OS}	Short Circuit Current ⁽⁴⁾		V _{CC} = Max., V _O = GND ⁽³⁾		-60	-135	-240	mA
V _H	Input Hysteresis		—		—	150	—	mV
I _{CC1} I _{CCH} I _{CCZ}	Quiescent Power Supply Current		V _{CC} = Max., V _{IN} = GND or V _{CC}	COM'L.	—	0.1	10	μA
MIL.				—	0.1	100		

NOTES:

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at VCC = 3.3V, +25°C ambient.
- Not more than one output should be tested at one time. Duration of the test should not exceed one second.
- This parameter is guaranteed but not tested.
- VOH = VCC - 0.6V at rated current.
- The test limit for this parameter is ±5µA at TA = -55°C.
- Pins with Bus Hold are identified in the pin description.

2775 Ink 06

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
ΔI_{CC}	Quiescent Power Supply Current	$V_{CC} = \text{Max.}$	$V_{IN} = V_{CC} - 0.6V^{(3)}$	—	2.0	30	μA
I_{CCD}	Dynamic Power Supply Current ⁽⁴⁾	$V_{CC} = \text{Max.}$ Outputs Open $\overline{xOE} = GND$ 50% Duty Cycle One Input Toggling	$V_{IN} = V_{CC}$ $V_{IN} = GND$	—	50	75	$\mu A/MHz$
I_C	Total Power Supply Current ⁽⁶⁾	$V_{CC} = \text{Max.}$ Outputs Open $f_{CP} = 10MHz$ 50% Duty Cycle $\overline{xOE} = GND$ $f_i = 5MHz$ 50% Duty Cycle One Bit Toggling	$V_{IN} = V_{CC}$ $V_{IN} = GND$	—	0.5	0.8	mA
			$V_{IN} = V_{CC} - 0.6V$ $V_{IN} = GND$	—	0.5	0.8	
		$V_{CC} = \text{Max.}$ Outputs Open $f_{CP} = 10MHz$ 50% Duty Cycle $\overline{xOE} = GND$ $f_i = 2.5MHz$ 50% Duty Cycle Sixteen Bits Toggling	$V_{IN} = V_{CC}$ $V_{IN} = GND$	—	2.5	3.8 ⁽⁵⁾	
			$V_{IN} = V_{CC} - 0.6V$ $V_{IN} = GND$	—	2.5	4.0 ⁽⁵⁾	

NOTES:

2775 tbl 07

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at $V_{CC} = 3.3V$, +25°C ambient.

3. Per TTL driven input; all other inputs at V_{CC} or GND.

4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.

5. Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.

6. $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$
 $I_C = I_{CC} + \Delta I_{CC} DHNT + I_{CCD} (f_{CP}N_{CP}/2 + f_iN_i)$
 $I_{CC} = \text{Quiescent Current (} I_{CCL}, I_{CCH} \text{ and } I_{CCZ})$
 $\Delta I_{CC} = \text{Power Supply Current for a TTL High Input}$
 $DH = \text{Duty Cycle for TTL Inputs High}$
 $NT = \text{Number of TTL Inputs at DH}$
 $I_{CCD} = \text{Dynamic Current Caused by an Input Transition Pair (HLH or LHL)}$
 $f_{CP} = \text{Clock Frequency for Register Devices (Zero for Non-Register Devices)}$
 $N_{CP} = \text{Number of Clock Inputs at } f_{CP}$
 $f_i = \text{Input Frequency}$
 $N_i = \text{Number of Inputs at } f_i$

SWITCHING CHARACTERISTICS OVER OPERATING RANGE⁽⁴⁾

SWITCHING CHARACTERISTICS OVER OPERATING RANGE															
Symbol	Parameter	Condition ⁽¹⁾	FCT163374 FCT163H374				FCT163374A FCT163H374A				FCT163374C FCT163H374C				Unit
			Com'l.		Mil.		Com'l.		Mil.		Com'l.		Mil.		
			Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	
tPLH	Propagation Delay xCLK to xOx	CL = 50pF RL = 500Ω	2.0	10.0	2.0	11.0	2.0	6.5	2.0	7.2	2.0	5.2	—	—	ns
tPZH	Output Enable Time		1.5	12.5	1.5	14.0	1.5	6.5	1.5	7.5	1.5	5.5	—	—	ns
tPZL	Output Disable Time		1.5	8.0	1.5	8.0	1.5	5.5	1.5	6.5	1.5	5.0	—	—	ns
tSU	Set-up Time HIGH or LOW, xDx to xCLK		2.0	—	2.0	—	2.0	—	2.0	—	2.0	—	—	—	ns
tH	Hold Time HIGH or LOW, xDx to xCLK		1.5	—	1.5	—	1.5	—	1.5	—	1.5	—	—	—	ns
tw	xCLK Pulse Width HIGH or LOW		7.0	—	7.0	—	5.0	—	6.0	—	5.0	—	—	—	ns
tsk(o)	Output Skew ⁽³⁾		—	0.5	—	0.5	—	0.5	—	0.5	—	0.5	—	—	ns


NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Skew between any two outputs, of the same package, switching in the same direction. This parameter is guaranteed by design.
4. Propagation Delay and Enable/Disable times are with $V_{CC} = 3.3V \pm 0.3V$, Normal Range. For $V_{CC} = 2.7V$ to $3.6V$, Extended Range, all Propagation Delays and Enable/Disable times should be degraded by 20%.

2775 tbl 08

TEST CIRCUITS AND WAVEFORMS

TEST CIRCUITS FOR ALL OUTPUTS



2775 drw 05

SWITCH POSITION

Test	Switch
Open Drain Disable Low Enable Low	6V
Disable High Enable High	GND
All Other tests	Open


DEFINITIONS:

C_L = Load capacitance; includes jig and probe capacitance.

R_T = Termination resistance; should be equal to Z_{OUT} of the Pulse Generator.


2775 Ink 09

SET-UP, HOLD AND RELEASE TIMES




2775 drw 06

PULSE WIDTH




2775 drw 07

PROPAGATION DELAY



2775 drw 08

ENABLE AND DISABLE TIMES



2775 drw 09

NOTES:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0\text{MHz}$; $t_F \leq 2.5\text{ns}$; $t_R \leq 2.5\text{ns}$.
3. If V_{CC} is below 3V, input voltage swings should be adjusted not to exceed V_{CC} .

ORDERING INFORMATION

IDT	XX	FCT	X	X	XXXX	X	X		
Temp. Range	Family	Bus Hold	Device Type	Package	Process				
							Blank B	Commercial MIL-STD-883, Class B	
							PV PA E	Shrink Small Outline Package (SO48-1) Thin Shrink Small Outline Package (SO48-2) CERPACK (E48-1)	
							374 374A 374C	Non-Inverting 16-Bit Register	
							Blank H	Standard Bus Hold	
							163	16-Bit 3.3 Volt	
							54 74	-55°C to +125°C -40°C to +85°C	

2775 drw 10