# H0438A



# Serial Input LCD Driver

### **MICROELECTRONICS CENTER**

## DESCRIPTION

Hughes H0438A is a CMOS/LSI circuit which drives an LCD display, usually under microprocessor control. The device acts as a smart peripheral, driving up to 32 LCD segments. It needs only three control lines due to its serial input construction. It latches the data to be displayed and relieves the microprocessor from the task of generating the required waveforms.

The H0438A can drive any standard or custom parallel drive LCD display whether it be field effect or dynamic scattering, 7, 9, 14 or 16 segment characters, decimals, leading + or -, or special symbols. Several H0438A's can be cascaded. The AC frequency of the LCD waveforms can be supplied by the user or can be generated by attaching a capacitor to the LCD $\phi$  input, which controls the frequency of an internal oscillator.

The H0438A can also be used as a column driver in a multiplexed LCD display. In this application, timing and refresh must be supplied externally.

Hughes H0438A is available in a 40 lead hermetic dual-in-line ceramic package (D suffix), plastic package (P suffix), cerdip (Y suffix), leadless chip carrier (L suffix), or surface mount quad package (Q suffix). Devices in chip form (H suffix) are available upon request. Commercial (HC prefix), Industrial (HI prefix) and Military (HB prefix) versions are available. The device designation, for example, of an industrial grade 0438A in a surface mount quad package is: HI0438A-Q.


# **FEATURES**

- Drives up to 32 LCD segments of arbitrary configuration
- CMOS construction for:
   Wide supply voltage range
   Low power operation
   High noise immunity
   Wide temperature range

- . CMOS, NMOS, and T2L compatible inputs
- Cascadable
- On-chip oscillator
- · Requires only 3 control lines

### PIN CONFIGURATION

#### Surface Mount Q Package VIC SEG30 SEG31 SEG31 VOD CLOCK SEG 1 SEG 2 SEG 2 56-120 39 D N/C 38 D DATA DUT SELIZA F SE: 127 SE: 326 36 SEG 4 35 SEG 5 SE- 325 \$E-323 SE/322 SEG 6 SE 121 SEG 7 30 SEG B SE:320 E SE 319 F



### **ABSOLUTE MAXIMUM RATINGS**

Operating Temperature

 Plastic Package
 -40 to +85°C

 Ceramic Package
 -55 to +125°C

 Storage Temperature
 -65 to +150°C

NOTE: Operating the device above the "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


# ELECTRICAL CHARACTERISTICS at $T_A = -55$ to $125^{\circ}$ C, $V_{DD} = 5$ v unless otherwise stated, $C_L = 50$ pF

PARAMETER :	#1413	SYMBOL	CONDITION		MAX.	UNITS
Supply Voltage		V <sub>DD</sub>		3	10	V
Supply Current <sup>2</sup>		IDD1	LCDip Osc < 15 KHz ,VDD = 5v		60	μА
			V <sub>DD</sub> = 12v		600	μΑ
Quiescent Current <sup>2</sup>		IQ.	V <sub>DD</sub> = 5v		40	μΑ
			V <sub>DD</sub> = 10v		265	μΑ
Input High Level	Clock, Data, Load	VIH		0.5V <sub>DD</sub>	VDD	٧
Input Low Level		VIL		V <sub>DD</sub> -13	0.2V <sub>DD</sub>	٧
Input Current <sup>2</sup>		از	V <sub>DD</sub> = 5v		20	μА
Input Capacitance 1		CI			5	pf
Segment Output Impedance	e 2	RON	IL = 10µA		60	KΩ
Backplane Output Impedance <sup>2</sup>		RON			4	KΩ
Data-Out Output Impedance	e <sup>2</sup>	RON			4	KΩ
Clock Rate		f	50% Duty Cycle, V <sub>DO</sub> = 10v	DC	1.0	MHz
Data Set-up Time		tos.	Data change to Clk falling edge, V <sub>DD</sub> = 10v	210		ns
Data Hold Time		tDH	V <sub>DD</sub> = 10v	70		ns
Load Pulse Width		tew	V <sub>DD</sub> = 10v	245		ns
Data Out Prop. Delay		1PD	C <sub>L</sub> = 50pf. V <sub>DD</sub> = 10v		700	ns
LCDφ Input High Level 2		VIN	-	0.9V <sub>DD</sub>		٧
LCD <sub>ip</sub> Input Low Level <sup>2</sup>		VIL			0.1V <sub>DD</sub>	٧
LCDφ Input Current Level <sup>2</sup>		IL.	Driven		20	μA
LCD <sub>(i)</sub> Capacitor (external)		Cip	30 HZ		40 (approx)	pf
LCDφ Resistor (internal)1		Rφ			1	MΩ


NOTE 1: Design assured but not tested.

NOTE 2: Parameters guaranteed by other tests at ~55°C.

BLOCK DIAGRAM H0438A



# **TIMING DIAGRAM**



### **OPERATING NOTES**

- 1. The shift register loads, shifts, and outputs on the falling edge of Clock.
- 2. A logic 1 on Data In causes a segment to be visible.
- A logic 1 on Load causes a parallel load of the data in the shift register into latches that control the segment drivers. The Load control is level sensitive and not edge sensitive.
- If LCDφ is driven, it is in phase with the Backplane Output.
- 5. To cascade units, either connect Backplane of one circuit to LCDφ of all other circuits (thus one capacitor provides frequency control for all circuits) or connect LCDφ of all circuits to a common driving signal. If the former is chosen, tie just one Backplane to the LCD and use a different Backplane output to drive the LCDφ inputs. Either the data can be loaded to all circuits in parallel or Data Out can be connected to Data In to form a long serial shift register.
- 6. The supply voltage of the H0438A is equal to half the peak driving voltage of the LCD. If the H0438A supply voltage is less than the swing of the controlling logic signals, the positive supply leads of the logic circuitry and the H0438A should be tied in common, not the ground (or negative) supply leads. Be careful that input level specifications are met.
- 7. The LCDφ pin can be used in two modes, driven or oscillating. If LCDφ is driven, the circuit will sense this condition and pass the LCDφ input to the Backplane output. If the LCDφ pin is allowed to oscillate, its frequency is inversely proportional to capacitance (see Figure 1) and the LCD driving waveforms have a frequency 2<sup>8</sup> slower than the oscillator itself. The frequency is nearly independent of supply voltage. If LCDφ is oscillating, it is important to keep coupling capacitance to backplane and segments as low as possible. Similarly, it is recommended that the load capacitance on LCDφ be as large as is practical.
- There are two obvious signal races to be avoided in this circuit, (1) changing Data In when Clock is falling, and (2) changing Load when Clock is falling.
- 9. The number of a segment corresponds to how many clock pulses have occurred since its data was present at the input. For example, the data on Seg 19 was input 19 clock pulses earlier.
- 10. It is acceptable to tie the Load line high. In this case the latches are transparent. Also, remote control would only require two signal lines, Clock and Data In.




Figure 1

Information furnished by Hughes is believed to be accurate and reliable. However, no responsibility is assumed by Hughes for its use, nor for any infringements or patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Hughes.

Hughes Microelectronics Center 500 Superior Avenue, Box H Newport Beach, CA 92658-8903 Tele: (714) 759-2727 FAX: (714) 759-2720

12/88 Printed in U.S.A.