

DM54S196/DM74S196, DM54S197/DM74S197 Presettable Decade and Binary Counters

General Description

These high-speed counters consist of four d-c coupled, master-slave flip-flops which are internally interconnected to provide either a divide-by-two and a divide-by-five counter (S196) or a divide-by-two and a divide-by-eight counter (S197). These counters are fully programmable; that is, the outputs may be preset to any state by placing a low on the count/load input and entering the desired data at the data inputs. The outputs will change independent of the state of the clocks.

During the count operation, transfer of information to the outputs occurs on the negative-going edge of the clock pulse. These counters feature a direct clear which, when taken low, sets all outputs low regardless of the state of the clocks.

These counters may also be used as 4-bit latches by using the count/load input as the strobe and entering data at the data inputs. The outputs will directly follow the data inputs when the count/load is low, but will remain unchanged when the count/load is high and the clock inputs are inactive. (Continued)

Features

- Performs BCD, bi-quinary, or binary counting
- Fully programmable
- Fully independent clear input
- Output Q_A maintains full fan-out capability in addition to driving clock-2 input
- Typical count frequency Clock 1 100 MHz

Clock 2 50 MHz

■ Typical power dissipation 375 mW

TL/F/6477-1

Absolute Maximum Ratings (Note 1)

Supply Voltage Input Voltage

5.5V


Storage Temperature Range

- 65°C to 150°C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device can not be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Connection Diagram

Dual-In-Line Package



Note: Low input to clear sets Q_A , Q_B , Q_C and Q_D low.

54S196 (J) 74S196 (N) 54S197 (N) 74S197 (N)

54S197(J) 74S197 (N)

General Description (Continued)

TYPICAL COUNT CONFIGURATIONS \$196

The output of flip-flop A is not internally connected to the succeeding flip-flops; therefore, the count may be operated in three independent modes:

- When used as a BCD decade counter, the clock-2 input must be externally connected to the QA output. The clock-1 input receives the incoming count, and a count sequence is obtained in accordance with the BCD count sequence truth table.
- 2. If a symmetrical divide-by-ten count is desired for frequency synthesizers (or other applications requiring division of a binary count by a power of ten), the QD output must be externally connected to the clock-1 input. The input count is then applied at the clock-2 input and a divide-by-ten square wave is obtained at output QA in accordance with the bi-quinary truth table.
- For operation as a divide-by-two counter and a divideby-five counter, no external interconnections are required. Flip-flop A is used as a binary element for the divide-by-two function. The clock-2 input is used to obtain binary divide-by-five operation at the OB, QC,

and QD outputs. In this mode, the two counters operate independently; however, all four flip-flops are loaded and cleared simultaneously.

S197

The output of flip-flop A is not internally connected to the succeeding flip-flops; therefore the counter may be operated in two independent modes:

- When used as a high-speed 4-bit ripple-through counter, output Q_A must be externally connected to the clock-2 input. The input count pulses are applied to the clock-1 input. Simultaneous divisions by 2, 4, 8, and 16 are performed at the Q_A, Q_B, Q_C, and Q_D outputs as shown in the truth table.
- 2. When used as a 3-bit ripple-through counter, the input count pulses are applied to the clock-2 input. Simultaneous frequency divisions by 2, 4, and 8 are available at the OB, OC, and OD outputs. Independent use of flip-flop A is available if the load and clear functions coincide with those of the 3-bit ripple-through counter.

Function Tables

S196

Decade (BCD) (See Note A)

Count		Output								
Count	QD	QC	QB	QA						
0	L	L	L	L						
1	L	L	L	Н						
2	L	L	н	L						
3	L	L	н	н						
4	L	Н	L	L						
5	L	н	L	н						
6	L	н	н	L						
7	L	н	н	Н						
8	Н	L	L	L						
9	Н	L	L	н						

H = High Level, L = Low Level

Note A: Output QA connected to clock-2 input Note B: Output QD connected to clock-1 input

S196

(See Note B)

Count		Output								
Count	QA	\mathbf{Q}_{D}	ac	QB						
0	L	L	L	L						
1	L	L	L	Н						
2	L	L	н	L						
3	L	L	н	Н						
4	L	н	L	L						
- 5	Н	L	L	L						
6	H	Ł	L	Н						
7	Н	L	н	L						
8	Н	L	н	н						
9	H	Н	L	L						

S197

(See Note A)

Count		Output							
Count	QD	QC	QB	QA					
0	L	L	L	L					
1	L	L	L	н					
2	L	L	н	L					
3	L	L.	н	н					
4	L	н	L	L					
5	L	н	L	н					
6	L	H	н	L					
7	L	н	н	Н					
8	Н	L	L	L					
9	H	L	L	Н					
10	H	L	н	L					
11	Н	L	Н	н					
12	н	н	L	Ļ					
13	Н	н	L	н					
14	Н	н	Н	L					
15	н	Н	н	н					

Recommended Operating Conditions (See Section 1 for Test Waveforms and Output Load)

			DN	//54S196, S1	197	DM	97	Units	
Sym	Param	Parameter		Nom	Max	Min	Nom	Max	
v _{cc}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V
VIH	High Level Input Voltage		2			2			٧
VIL	Low Level Input Voltage				0.8			0.8	V
Гон	High Level Output Current	t			-1			-1	mA
loL	Low Level Output Current				20			20	mA
f _{CLK}	Clock Frequency	(Note 2)	0	140	100	0	140	100	MHz
f _{CLK}	Clock Frequency	(Note 3)	0	110	80	0	110	80	MHz
tw	Pulse Width	Clock1	5			5			ns
ļ	(Note 2)	Clock2	10			10			
		Clear	30	Τ		30	<u> </u>		
		Load	5			5	<u> </u>		
	Pulse Width	Clock1	7			7		L	
	(Note 3)	Clock2	12		<u> </u>	12			
	İ	Clear	35			35			
1		Load	7	Ι		7			
t _{S∪}	Data Setup Time (Notes 1 and 2)		61			61			ns
	Data Setup Time (Notes 1 and 3)		81			81			
t _H	Data Hold Time (Notes 1 and 2)		31			31			ns
	Data Hold Time (Notes 1 and 3)		51			51			
t _{EN}	Count Enable Time (Note 2 and 4)		12			12			ns
t _{EN}	Count Entable Ti (Note 3 and 4)	me	14			14			ns
TA	Free Air Operatir Temperature	ng	55		125	0		70	°C

Note 1: The symbol (1) indicates the rising edge of the clock pulse is used for reference.

Note 4: Count enable time is the interval immediately preceding the negative-going edge of the clock pulse during which the COUNT/LOAD and CLEAR inputs must both be high to ensure counting.

Note 2: $C_L = 15 \text{ pF}$ and $R_L = 280\Omega$.

Note 3: $C_L = 50 \text{ pF}$ and $R_L = 280\Omega$.

'S196 Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Sym	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
V _I	Input Clamp Voltage	$V_{CC} = Min, I_I = -$	18 mA			- 1.2	v
V _{OH}	High Level Output	V _{CC} = Min	DM54	2.5	3.4		v
Voltage	I _{OH} = Max V _{IL} = Max V _{IH} = Min		2.7	3.4			
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = I$ $V_{IH} = Min, V_{IL} = N$			0.5	V	
I,	Input Current@Max Input Voltage	$V_{CC} = Max, V_1 = 5.5V$				1	mA
Ŧ	High Level Input Current	$V_{CC} = Max$, $V_1 = 2.7V$				50	μА
I _{IL}	Low Level Input	V _{CC} = Max	Clock1			- 8	mA
	Current	$V_1 = 0.5V$	Clock2			– 10	
						- 0.75	
los	Short Circuit	$V_{CC} = Max$	DM54	- 40		- 100	mA
	Output Current	ut Current (Note 2)		- 40		- 100	
Icc	Supply Current	V _{CC} = Max (Note 3	3)		75	110	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

'S196 Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$

(See Section 1 for Test Waveforms and Output Load)

	From (Input)	R _L = 280Ω				280Ω			
Parameter	To	C _L = 15 pF			C _L = 50 pF			Units	
	(Output)	Min	Тур	Max	Min	Тур	Max	1	
f _{MAX} Maximum Clock Frequency	Clock1 to Q _A	100	140		80	110		MHz	
t _{PLH} Propagation Delay Time Low to High Level Output	Clock1 to Q _A		5	10		7	11	ns	
t _{PHL} Propagation Delay Time High to Low Level Output	Clock1 to Q _A		. 6	10		8	12	ns	
t _{PLH} Propagation Delay Time Low to High Level Output	Clock2 to Q _B		5	10		7	11	ns	
t _{PHL} Propagation Delay Time High to Low Level Output	Clock2 to Q _B		8	12		10	15	ns	
t _{PLH} Propagation Delay Time Low to High Level Output	Clock2 to Q _C		12	18		14	21	ns	
t _{PHL} Propagation Delay Time High to Low Level Output	Clock2 to Q _C		16	24		18	27	ns	

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: $I_{\mbox{\footnotesize{CC}}}$ is measured with all inputs grounded and all outputs open.

Note 4: O_A outputs are tested at I_{OL} = max plus the limit value of I_{IL} for the CLOCK2 input. This permits driving the CLOCK2 input while maintaining full fan-out capability.

'S196 Switching Characteristics (Continued) at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$

(See Section 1 for Test Waveforms and Output Load)

	From	$R_L = 280\Omega$						
Parameter	(Input)		C _L = 15 pF			C _L = 50 pF		
	(Output)	Min	Тур	Max	Min	Тур	Max	
t _{PLH} Propagation Delay Time Low to High Level Output	Clock2 to Q _D		5	10		7	11	ns
t _{PHL} Propagation Delay Time High to Low Level Output	Clock2 to Q _D		8	12		10	15	ns
t _{PLH} Propagation Delay Time Low to High Level Output	Data to Any Q		7	12		9	14	ns
t _{PHL} Propagation Delay Time High to Low Level Output	Data to Any Q		12	18		14	21	ns
t _{PLH} Propagation Delay Time Low to High Level Output	Load to Any Q		10	18		12	18	ns
t _{PHL} Propagation Delay Time High to Low Level Output	Load to Any Q		12	18		14	21	ns
t _{PHL} Propagation Delay Time High to Low Level Output	Clear to Any Q		26	37		30	45	ns

'S197 Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Sym	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
V _I	Input Clamp Voltage	V _{CC} = Min, I ₁ = -	18 mA			- 1.2	٧
V _{OH}	High Level Output	V _{CC} = Min	DM54	2.5	3.4		٧
	Voltage	I _{OH} = Max V _{IL} ⊭.Max V _{IH} = Min	DM74	2.7	3.4		
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max (Note 4)$				0.5	٧
l _I	Input Current@Max Input Voltage	$V_{CC} = Max, V_1 = 5.5V$				1	mA
1 ін	High Level Input Current	$V_{CC} = Max, V_1 = 2.7V$				50	μΑ
I _{IL}	Low Level Input	V _{CC} = Max	Clock1			- 8	mA
.	Current	$V_1 = 0.5V$	Clock2			- 6	
	•		Others			- 0.75	
los	Short Circuit	V _{CC} = Max	DM54	- 40		100	mA
-	Output Current	(Note 2)	DM74	- 40	1	- 100]
Icc	Supply Current	V _{CC} = Max (Note 3)			75	110	mA

Note 1: All typicals are at V_{CC} = 5V, T_A = 25°C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: I_{CC} is measured with all inputs grounded and all outputs open.

Note 4: Q_A outputs are tested at I_{OL} = max plus the limit value of I_{IL} for the CLOCK2 input. This permits driving the CLOCK2 input while maintaining full fan-out capability.

'S197 Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25$ °C (See Section 1 for Test Waveforms and Output Load)

_	From (Input)	R _L = 280Ω						
Parameter	То	C _L = 15 pF			C _L = 50 pF			Units
	(Output)	Min	Тур	Max	Min	Тур	Max	
f _{MAX} Maximum Clock	Clock1	100	140		80	110		MH
Frequency	to							
	QA		 					
t _{PLH} Propagation Delay	Clock1		5	10		7	11	ns
Time Low to High Level Output	to							
	Q _A							
t _{PHL} Propagation Delay Time High to Low	Clock1		6	10		8	12	ns
Level Output	to Q _A			i l				1
			 			ļ. <u>.</u>		
t _{PLH} Propagation Delay Time Low to High	Clock2 to		5	10		7	11	ns
Level Output	Q _B							1
t _{PHL} Propagation Delay	Clock2		8	10			 	
Time High to Low	to		8	12		10	15	ns
Level Output	Q _B							
t _{PLH} Propagation Delay	Clock2		12	18				┨
Time Low to High	to		'*	18		14	21	ns
Level Output	Qc							}
PHL Propagation Delay	Clock2		15	22		17	26	
Time High to Low	to		"			1 17	20	ns
Level Output	Q _C]
PLH Propagation Delay	Clock2		18	27		20	30	ns
Time Low to High	to						30	, "15
Level Output	Q _D			1				
PHL Propagation Delay	Clock2		22	33		25	38	ns
ime High to Low	to		l					"
evel Output	Q _D			1				
PLH Propagation Delay	Data		7	12		9	14	ns
ime Low to High	to]		
evel Output	Any Q					İ		i
PHL Propagation Delay	Data		12	18		14	21	ns
ime High to Low	to					j		
evel Output	Any Q							
PLH Propagation Delay	Load		10	18		12	18	ns
ime Low to High	to				ľ			ĺ
evel Output	Any Q							
PHL Propagation Delay	Load		12	18	T	14	21	ns
ime High to Low evel Output	to							
 :	Any Q							
PHL Propagation Delay	Clear		26	37	f	30	45	ns
ime High to Low evel Output	to	ĺ		ļ	ļ	ļ		
o.o. Output	Any Q			1	- 1			

