


## Features

- Fastest Propagation Speeds in the Industry  $T_{PD}$  (F grade) = 2.5 ns,  $T_{PD}$  (G grade) = 2.0 ns
- Maximum derating for capacitive loads 1.5ns/100 pF (F grade) and 1.1ns/100 pF (G grade)
- Very low ground bounce < 0.6 V @  $V_{CC}=5.00$  V,  $T_a=25^\circ\text{C}$
- Typical output skew  $\leq 0.25$  ns
- Bus Hold circuitry to retain last active state during Tri-State™
- Available in SSOP and TSSOP packages

## Description

Atmel's AT16646 devices are 16-bit high speed, low power Tri-statable D type registers, ideal for use in systems requiring both transparent and registered mode functions. They are organized as two separate 8-bit bus transceivers. Data flow is bi-directional, and can be controlled for multiplexed transmission between A bus and B bus either directly or from the D registers by use of the direction control pin (xDir), output enable (xOE), and select lines (xSAB and xSBA). Storage of data on the A bus and B bus is controlled by the output pins. They have very low ground bounce and excellent input noise rejection, giving the user stable signals in a high speed environment. The Bus Hold feature eliminates the need for pull-up or pull-down resistors and retains the last active state during a Tri-State event.

## Functional Block Diagram<sup>(1)</sup>



## Pin Configurations

Pin Names	Descriptions
xDir, xOE	Output Enable Inputs
xCLKAB, xCLKBA	Clock Pulse Inputs
xSAB, xSBA	Output Data Source Select Inputs
xAx	Data Register A Inputs Data Register B Outputs
xBx	Data Register B Inputs Data Register A Outputs

### SSOP/TSSOP

1DIR	1CLKAB	1	2	56	55	1CLKBA	1OE
1SAB	GND	3	4	54	53	GND	1SBA
1A1	1A2	5	6	52	51	1B2	1B1
VCC	1A3	7	8	50	49	1B3	VCC
1A4	1A5	9	10	48	47	1B5	1B4
GND	1A6	11	12	46	45	1B6	GND
1A7	1A8	13	14	44	43	1B8	1B7
2A1	2A2	15	16	42	41	2B2	2B1
2A3	GND	17	18	40	39	GND	2B3
2A4	2A5	19	20	38	37	2B5	2B4
2A6	VCC	21	22	36	35	VCC	2B6
2A7	2A8	23	24	34	33	2B8	2B7
GND	2SAB	25	26	32	31	2SBA	GND
2CLKAB	2DIR	27	28	30	29	2OE	2CLKBA

### Top View



**AT16646**  
**16-Bit**  
**Tri-State™**  
**Register**

**AT16646F**  
**AT16646G**

1074177 0011047 473



## Function Table<sup>(1)</sup>

Inputs						Data I/O <sup>(2)</sup>		Operation or Function
xOE	xDir	xCLKAB	xCLKBA	xSAB	xSBA	xA <sub>χ</sub>	xB <sub>χ</sub>	
H	X	H or L	H or L	X	X	Input	Input	Isolation
H	X	↑	↑	X	X			Store A and B Data
L	L	X	X	X	L	Output	Input	Real Time B Data to A Bus
L	L	X	H or L	X	H			Stored B Data to A Bus
L	H	X	X	L	X	Input	Output	Real Time A Data to B Bus
L	H	H or L	X	H	X			Stored A Data to B Bus

Notes: 1. H = High voltage level, L = Low voltage level, X = Don't care, ↑ = Low-to-High transition

2. The data output functions may be enabled or disabled by various signals at the xOE or xDir inputs. Data input functions are always enabled, i.e. data at the bus pins will be stored on every LOW-to-HIGH transition on the clock inputs.

## Absolute Maximum Ratings\*

Operating Temperature ..... 0°C to +70°C

Storage Temperature ..... -65°C to +150°C

Voltage on any Pin  
with Respect to Ground ..... -2.0 V to +7.0 V<sup>(1)</sup>

Maximum Operating Voltage ..... 6.0V

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Notes: 1. Minimum voltage is -0.6 V dc which may undershoot to -2.0 V for pulses of less than 20 ns. Maximum output pin voltage is V<sub>CC</sub> +0.75 V dc which may overshoot to +7.0 V for pulses of less than 20 ns.

## 5.0 Volt DC Characteristics

Applicable over recommended operating range from T<sub>a</sub> = 0°C to +70°C, V<sub>CC</sub> = +5.0V +/- 5% (unless otherwise noted)

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
ΔI <sub>CC</sub>	Quiescent Power Supply Current	V <sub>CC</sub> = Max, V <sub>IN</sub> = 3.4 V		0.8	1.2	mA
V <sub>IH</sub>	Input High Voltage		2.0			V
V <sub>IL</sub>	Input Low Voltage				0.8	
I <sub>IH</sub>	Input High Current (I/O Pins)	V <sub>IN</sub> = V <sub>CC</sub>			±15	μA
I <sub>IL</sub>	Input Low Current (I/O Pins)	V <sub>IN</sub> = GND			±15	μA
I <sub>OZ</sub>	Output Leakage Current				±10	μA
V <sub>OH</sub> <sup>(1)</sup>	Output High Voltage F Grade only	V <sub>CC</sub> = 4.75 V I <sub>OH</sub> = -10 mA	2.7			V
V <sub>OH</sub> <sup>(2)</sup>	Output High Voltage G Grade only	V <sub>CC</sub> = 4.75 V I <sub>OH</sub> = -12 mA	2.7			V
V <sub>OL</sub>	Output Low Voltage (F Grade)	I <sub>OL</sub> = 10 mA			0.55	V
V <sub>OL</sub>	Output Low Voltage (G Grade)	I <sub>OL</sub> = 12 mA			0.55	V

Note: 1. F grade: At V<sub>CC</sub> (max), the value of V<sub>OH</sub>(max) = 3.75 V and at V<sub>CC</sub>(min), V<sub>OH</sub>(max) = 3.25 V

2. G grade: At V<sub>CC</sub> (max), the value of V<sub>OH</sub>(max) = 3.75 V and at V<sub>CC</sub>(min), V<sub>OH</sub>(max) = 3.35 V

## AC Characteristics AT16646F

Applicable over recommended operating range from  $T_a = 0^\circ\text{C}$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 5\%$  (unless otherwise noted)


Symbol	Parameter	Test Conditions <sup>(1)</sup>	Min	Typ	Max	Units
$t_{PHL}$ $t_{PLH}$	Propagation Delay	$CL = 50\text{ pF}$			2.5	ns
$t_{PZH}$ $t_{PZL}$	Output Enable Time	$CL = 50\text{ pF}$			7.4	ns
$t_{PHZ}$ $t_{PLZ}$	Output Disable Time	$CL = 50\text{ pF}$			6.4	ns
$t_{SK}^{(1)}$	Output Skew	$CL = 50\text{ pF}$			0.5	ns
$\Delta t_{PHL}^{(1)}$ $\Delta t_{PLH}$	Propagation Delay vs Output Loading			1.3	1.5	ns/100 pF
$t_{su}$	Set-up Time Bus to Clock	$CL = 50\text{ pF}$	2.0			ns
$t_H$	Hold Time Bus to Clock	$CL = 50\text{ pF}$	2.0			n

## AT16646G

Applicable over recommended operating range from  $T_a = 0^\circ\text{C}$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 5\%$  (unless otherwise noted)

Symbol	Parameter	Test Conditions <sup>(1)</sup>	Min	Typ	Max	Units
$t_{PHL}$ $t_{PLH}$	Propagation Delay	$CL = 50\text{ pF}$			2.0	ns
$t_{PZH}$ $t_{PZL}$	Output Enable Time	$CL = 50\text{ pF}$			7.4	ns
$t_{PHZ}$ $t_{PLZ}$	Output Disable Time	$CL = 50\text{ pF}$			5.8	ns
$t_{SK}^{(1)}$	Output Skew	$CL = 50\text{ pF}$			0.5	ns
$\Delta t_{PHL}^{(1)}$ $\Delta t_{PLH}$	Propagation Delay vs Output Loading			0.9	1.1	ns/100 pF
$t_{su}$	Set-up Time Bus to Clock	$CL = 50\text{ pF}$	2.0			ns
$t_H$	Hold Time Bus to Clock	$CL = 50\text{ pF}$	2.0			n

## Test Circuits<sup>(1,2)</sup>



Note:1. Pulse Generator: Rate  $\leq 1.0\text{ MHz}$ ,  $t_r \leq 2.5\text{ ns}$ ,  $t_f \leq 2.5\text{ ns}$ .

2. AC tests are done with a single bit switching, and timings need to be derated when multiple outputs are switching in the same direction simultaneously. This derat-

Note:1. This parameter is guaranteed but not 100% tested.

## Switch Position


Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Tests	Open

## Definitions:


$C_L$  = Load capacitance; Includes jig and probe capacitance.




## IOL Pull Down Current



## Ground Bounce for High to Low Transitions<sup>(1)</sup>



## Supply Bounce for Low to High Transitions<sup>(2)</sup>




## Typical Values


Parameter	Value	Units
VOLP	0.4	V
VOLV	-0.26	V
VOHV	$V_{CC} - 0.13$	V
VOHP	$V_{CC} + 0.6$	V

- Note:
- When multiple outputs are switched at the same time, rapidly changing current on the ground and  $V_{CC}$  path causes a voltage to develop across the parasitic inductance of the wire bond and package pins. This occurrence is called simultaneous switching noise. Atmel's AT16646 products have minimized this phenomenon as shown on the graph. Output data is for 15 outputs switching simultaneously at a frequency of 1 MHz. The ground data is measured on the one remaining output, which is set to logic low and will reflect any device ground movement.
  - As on the graph for Ground Bounce, a similar condition occurs for low to high transitions. Output data is for 15 outputs switching simultaneously at a frequency of 1 MHz.  $V_{CC}$  droop is measured on the one remaining output pin, which is set to a logic high. This output will reflect any movement on the device  $V_{CC}$ .

## Propagation Delay Waveforms



## Enable and Disable Waveforms<sup>(1)</sup>



Note: 1. Enable and disable waveforms are the same for both  $\overline{xOE}$  and  $xDIR$  inputs.





## Ordering Information

T <sub>PD</sub>	Ordering Code	Package	Operation Range
2.5 ns	AT16646F - 25YC AT16646F - 25XC	56Y 56X	Commercial
2.0 ns	AT16646G - 25YC AT16646G - 25XC	56Y 56X	Commercial

Package Type	
56X	56 Pin, Plastic thin shrink small outline package (TSSOP)
56Y	56 Pin, Plastic shrink small outline package (SSOP)