

9-bit D-type flip-flop with 5-volt tolerant inputs/outputs; damping resistor; 3-state

**74LVC2823A
74LVCH2823A**

FEATURES

- 5-volt tolerant inputs/outputs, for interfacing with 5-volt logic.
- Supply voltage range of 2.7 V to 3.6 V
- In accordance with JEDEC standard no. 8-1A.
- Inputs accept voltages upto 5.5 V
- CMOS low power consumption
- Direct interface with TTL levels
- 8-bit positive edge-triggered register
- Independent register and 3-state buffer operation
- High impedance when $V_{cc} = 0$ V
- Bushold on all data inputs (LVCH2823A only).
- Integrated 30Ω damping resistor.

DESCRIPTION

The 74LVC(H)2823A is a low-power, low-voltage, high-performance, Si-gate CMOS device and superior to most advanced CMOS compatible TTL families.

Inputs can be driven from either 3.3 V or 5 V devices. In 3-state operation, outputs can handle 5 V. This feature allows the use of these devices as translators in a mixed 3.3 V/5 V environment.

The 74LVC(H)2823A is a 9-bit D-type flip-flop with common clock (CP), Clock Enable (\overline{CE}), Master Reset (MR) and 3-state outputs for bus oriented applications.

The nine flip-flops will store the state of their individual D-inputs that meet the set-up and hold times requirements on the LOW-to-HIGH CP transition, provided \overline{CE} is LOW. When \overline{CE} is HIGH the flip-flops hold their data.

A low on MR resets all flip-flops.

When \overline{OE} is LOW, the contents of the nine flip-flops is available at the outputs. When \overline{OE} is HIGH, the outputs go to the high impedance OFF-state. Operation of the \overline{OE} input does not affect the state of the flip-flops.

QUICK REFERENCE DATA

$GND = 0$ V; $T_{amb} = 25$ °C; $t_i = t_o \leq 2.5$ ns

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t_{PHL}/t_{PLH}	propagation delay CP to Q_n	$C_L = 50$ pF $V_{cc} = 3.3$ V	4.8	ns
f_{max}	maximum clock frequency		150	MHz
C_I	input capacitance		5.0	pF
C_{PD}	power dissipation capacitance per flip-flop	notes 1 and 2	28	pF

Notes to the quick reference data

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μ W):

$$P_D = C_{PD} \times V_{cc}^2 \times f_i + \Sigma (C_L \times V_{cc}^2 \times f_o)$$
 where:
 f_i = input frequency in MHz; C_L = output load capacity in pF;
 f_o = output frequency in MHz; V_{cc} = supply voltage in V;
 $\Sigma (C_L \times V_{cc}^2 \times f_o)$ = sum of outputs.
2. The condition is $V_i = GND$ to V_{cc} .

ORDERING INFORMATION

TYPE NUMBER	PACKAGES			
	PINS	PACKAGE	MATERIAL	CODE
74LVC(H)2823AD	24	SO24	plastic	SOT137-1
74LVC(H)2823ADB	24	SSOP24	plastic	SOT340-1
74LVC(H)2823APW	24	TSSOP24	plastic	SOT355-1

PINNING

PIN	SYMBOL	NAME AND FUNCTION	
1	\overline{OE}	output enable input (active LOW)	
2, 3, 4, 5, 6, 7, 8, 9, 10	D_0 to D_8	data inputs	
11	\overline{MR}	master reset (active Low)	
12	GND	ground (0 V)	
13	CP	clock pulse (active rising)	
14	\overline{CE}	clock enable (active Low)	
23, 22, 21, 20, 19, 18, 17, 16, 15	Q_0 to Q_8	3-state flip-flop outputs	
24	V_{cc}	positive supply voltage	

**9-bit D-type flip-flop with 5-volt tolerant
inputs/outputs; damping resistor; 3-state**

**74LVC2823A
74LVCH2823A**




Fig.1 Pin configuration.




Fig.2 Logic symbol.




Fig.3. IEC logic symbol.




Fig.4 Functional diagram.




Fig.5 Logic diagram.

**9-bit D-type flip-flop with 5-volt tolerant
inputs/outputs; damping resistor; 3-state**
**74LVC2823A
74LVCH2823A**
FUNCTION TABLE

OPERATING MODES	INPUTS					INTERNAL FLIP-FLOPS	OUTPUTS Q_0 to Q_8
	OE	MR	CE	CP	D_n		
clear	L	L	X	X	X	L	L
load and read register	L	H	L	↑	I	L	L
	L	H	L	↑	h	H	H
load register and disable outputs	H	H	L	X	I	L	Z
	H	H	L	X	h	H	Z
hold	L	H	H	NC	X	NC	NC

H = HIGH voltage level

h = HIGH voltage level one set-up time prior to the LOW-to-HIGH CP transition

L = LOW voltage level

I = LOW voltage level one set-up time prior to the LOW-to-HIGH CP transition

Z = high impedance OFF-state

↑ = LOW-to-HIGH clock transition

NC = no change

DC CHARACTERISTICS FOR 74LVC(H)2823A

For the DC characteristics see chapter "LVC(H)-A family characteristics", section "Family specifications".

AC CHARACTERISTICS FOR 74LVC(H)2823AGND = 0 V; $t_f = t_i \leq 2.5$ ns; $C_L = 50$ pF

SYMBOL	PARAMETER	T _{amb} (°C)			UNIT	TEST CONDITIONS		
		-40 to +85				V _{cc} (V)	WAVEFORMS	
		MIN.	TYP.	MAX.				
t_{PHL}/t_{PLH}	propagation delay CP to Q_n	-	-	-	ns	1.2	Figs 6, 9	
		-	-	10.5		2.7		
		-	-	9.5		3.0 to 3.6		
t_{PZH}/t_{PZL}	3-state output enable time OE to Q_n	-	-	-	ns	1.2	Figs 7, 9	
		-	-	9.5		2.7		
		-	-	9.0		3.0 to 3.6		
t_{PHZ}/t_{PLZ}	3-state output disable time OE to Q_n	-	-	-	ns	1.2	Figs 7, 9	
		-	-	8.5		2.7		
		-	-	8.0		3.0 to 3.6		
t_w	clock pulse width HIGH or LOW	-	3.0	-	ns	2.7	Fig.6	
		-	3.0*	-		3.0 to 3.6		
t_{su}	set-up time D_n to CP	1.0	0.3	-	ns	2.7	Fig.8	
		1.0	0.3*	-		3.0 to 3.6		
t_h	hold time D_n to CP	1.0	-0.2	-	ns	2.7	Fig.8	
		1.0	-0.2*	-		3.0 to 3.6		
f_{max}	maximum clock pulse frequency	-	-	-	MHz	2.7	Fig.6	
		75	150*	-		3.0 to 3.6		

Notes: All typical values are measured at T_{amb} = 25 °C.* Typical values are measured at V_{cc} = 3.3 V.

**9-bit D-type flip-flop with 5-volt tolerant
inputs/outputs; damping resistor; 3-state**

**74LVC2823A
74LVCH2823A**

AC WAVEFORMS




Fig.6 Waveforms showing the clock (CP) to output (Q_n) propagation delays, the clock pulse width and the maximum clock pulse frequency.




Fig.7 Waveforms showing the 3-state enable and disable times.




Fig.8 Waveforms showing the data set-up and hold times for the D_n input to the CP input.

Note to Fig.8:

The shaded areas indicate when the input is permitted to change for predictable output performance.




Fig.9 Load circuitry for switching times.

- Notes:**
- (1) $V_M = 1.5 \text{ V}$ at $V_{CC} \geq 2.7 \text{ V}$
 $V_M = 0.5 \cdot V_{CC}$ at $V_{CC} < 2.7 \text{ V}$
 - (2) V_{OL} and V_{OH} are the typical output voltage drop that occur with the output load
 - (3) $V_X = V_{OL} + 0.3 \text{ V}$ at $V_{CC} \geq 2.7 \text{ V}$
 $V_X = V_{OL} + 0.1 \cdot V_{CC}$ at $V_{CC} < 2.7 \text{ V}$
 - (4) $V_Y = V_{OH} - 0.3 \text{ V}$ at $V_{CC} \geq 2.7 \text{ V}$
 $V_Y = V_{OH} - 0.1 \cdot V_{CC}$ at $V_{CC} < 2.7 \text{ V}$