
											RE	VIS	ONS	3												
LTR							(DESC	RIP	TON									DATI	E (YR-	MO-D	A)	Ai	PRC	WED	
LIR																										
REV																						-				
SHEET										_	<u> </u>	ļ	Н					L		_						Н
REV	-	-		\vdash	\vdash		-		-	┝	_	 	-		-	-		_	_			\vdash				H
		┰	RE	 :v	L_		Н			\vdash	-	-	Н	_		\vdash		 	-	-		_				H
REV ST OF SH		 		EET		1	2	3	4	5	6	7	8	9	10	11	12	13								
STAI	STANDARDIZED MILITARY PREPARED BY CHECKED & BOASSA CHECKED AV C						DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 MICROCIRCUIT, LINEAR, 6-BIT VIDEO A/D																			
THIS DE FOR USE AND	DRAWING IS DRAWING IS AVAILABLE USE BY ALL DEPARTMENTS AND AGENCIES OF THE 11 AUGUST 1988				+	SIZE	_		MON AGE	CODE		T			-87	778	36									
DEPAR AMSC	TMENT N/A	OF E)EFE	36r		REV	ISION	I LEV	ÆL.							SHE	ΕT	•	1		OF		13			

+ U.S. GOVERNMENT PRINTING OFFICE: 1987 -- 748-129/60911

5962-E681

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.



☆ U. S. GOVERNMENT PRINTING OFFICE: 1988--549-90

1.4	Recommended	operating	conditions.

2. APPLICABLE DOCUMENTS

2.1 Government specification and standard. Unless otherwise specified, the following specification and standard, of the issue listed in the issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATION

MILITARY

MIL-M-38510

- Microcircuits, General Specification for.

STANDARD

MILITARY

MIL-STD-883

Test Methods and Procedures for Microelectronics.

(Copies of the specification and standard required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

- 2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.
 - 3. REQUIREMENTS
- 3.1 Item requirements. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883 "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein.
- 3.2 Design, construction, and physical dimensions. The design, contruction, and physical dimensions shall be as specified in MIL-M-38510 and herein.
 - 3.2.1 Terminal connections. The terminal connections shall be as specified on figure 1.
 - 3.2.2 Block diagram. The block diagram shall be as specified on figure 2.

 $\overline{5/V_{RT}}$ must be more positive than V_{RB} , and V_{RT} - V_{RB} must be within the specified range.

STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A
5962-87786

REVISION LEVEL
3

DESC FORM 193A SEP 87

± U. 8. GOVERNMENT PRINTING OFFICE: 1968—549-90-

17011			mance characterist				<u></u>
Test	Symbol 	Con -55°C < unless oth	ditions $1/2$ $T_{ m C} < +125$ ${ m C}$ erwise specified	Group A subgroups 	Lim Min	1	Unit
Positive supply current, static	I ICC	V _{EE} = -4.9 V	, V _{CC} = 5.5 V	1, 2, 3		25	mA
Negative supply current, static	IEE	 V _{EE} = -5.5 V		1, 2, 3		 -150 	mA
Reference current	IREF	V _{RT} = 0 V, V V _{EE} = -4.9 V	RB = -1.0 V,	1, 2, 3		15	mA
Input constant bias current	I _{CB}	V _{EE} = -5.5 V	, V _{CC} = 5.5	1, 2, 3		180	μА
Input low current	IIL	V _I = 0.4 V, V _{EE} = -4.9 V	CONV	1, 2, 3	 	-0.6	mA
		VCC = 5.5 V	NMINV, NLINV	— 		-0.8	
Input high current	I _{IH}	V _I = 2.4 V, V _{EE} = -4.9 V	V _{CC} = 5.5 V,	1, 2, 3		 50 	μА
Input current at maximum input voltage	II	V _I = 5.5 V, V _{EE} = -4.9 V	V _{CC} = 5.5 V,	1, 2, 3		1.0	mA
Output low voltage	V _{OL}	I _{OL} = 2 mA, VEE = -5.5 V	V _{CC} = 4.5 V,	1, 2, 3		0.5	٧
Output high voltage	V _{OH}	I _{OH} = -400 μ	A, V _{CC} = 4.5 V	1, 2, 3	2.4	 	٧
Output short circuit current 2/	I _{OS}	V _{EE} = -4.9 V	, Y _{CC} = 5.5 V	1, 2, 3		 -30 	mA
Digital output delay	t _D	V _{EE} = -4.9 V See figures	, V _{CC} = 5.5 V 4 and 5	9, 10, 11		35	ns
Linearity error integral, independent	ELI	V _{RT} = 0 V, V FS = 100 kHz	RB ≃ -1.0 V	4, 5, 6		0.4	%
Linearity error, differential	ELD	V _{RT} = 0 V, V FS = 100 kHz	RB = -1.0 V	4, 5, 6		0.4	%
Functional tests	 	 V _{EE} = -4.9 V f = 1.0 MHz,	, V _{CC} = 4.5 V, see 4.3.1b	7, 8		1	
ee footnotes at end of table.					****	بيسانا النسب	
STANDARDIZED MILITARY DRAWIN	ıG	SIZE A		5962	-87786		
DEFENSE ELECTRONICS SUPPLY	_		REVISION LEVI		SHEET		

± U. S. GOVERNMENT PRINTING OFFICE: 1988-549-90

TABLE I.	Electric	al performance characteristics -	Continued.			
Test 3/	 Symbol	Conditions 1/ -55°C < T _C < +125°C	Group A	Lim	its	Unit
		-55°C < T _C < +125°C unless otherwise specified	subgroups 	Min	Max	
Offset error, top	E _{OT}	V _{IN} = midpoint of code 0	1, 2, 3		+50	mV
Offset error, bottom	E _{OB}	V _{IN} = midpoint of code 63	1, 2, 3		-30	mV
Total reference resistance	RREF	V _{RT} = 0 V, V _{RB} = -1.0 V	1, 2, 3	66		Ω
Input equivalent resistance	RIN	V _{RT} = 0 V, V _{RB} = -1.0 V	1, 2, 3	40		kΩ
Input capacitance	CIN	V _{RT} = 0 V, V _{RB} = -1.0 V	4, 5, 6		30	pF
Digital input capacitance	cı	T _C = +25°C, F = 1 MHz	4		15	pF
Maximum conversion rate	FS		4, 5, 6	25		MSPS
Sampling time offset	t _{STO}	 See figures 4 and 5	9, 10, 11		15	ns
Output hold time	tHO	 See figures 4 and 5	9, 10, 11	 5 		ns
Code size	Q			50 	150	% of nominal
Temperature coefficient offset voltage	T _{CO}		1, 2, 3		±20	μV/°C
Bandwidth, full power input	BW		4, 5, 6	12.5		MHz
Signal-to-noise ratio	SNR	Peak signal/ 1 MHz input RMS noise 12.5 MHz input	4, 5, 6	42		i dB
(25 MSPS conversion rate, 12.5 MHz bandwidth)		RMS signal/ 1 MHz input	_	38		i i
		RMS noise 12.5 MHz input	_	29	i I	<u> </u>

^{1/} Unless otherwise specified, characteristics apply over the recommended operating conditions specified in 1.4 herein.
2/ Output high, one pin to ground, one second duration maximum.
3/ These tests are guaranteed if not tested.

STANDARDIZED MILITARY DRAWING	SIZE A		5962	2-87786	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		 REVISION LEVEL	•	SHEET 5	

± U. S. GOVERNMENT PRINTING OFFICE: 1988—549-904

- 3.2.3 Truth table. The truth table shall be as specified in figure 3.
- 3.2.4 Timing diagram. The timing diagram shall be as specified in figure 4.
- 3.2.5 Load circuit. The load circuit shall be as specified in figure 5.
- 3.2.6 Case outline. The case outline shall be in accordance with 1.2.2 herein.
- 3.3 Electrical performance characteristics. Unless otherwise specified, the electrical performance characteristics are as specified in table I and apply over the full case operating temperature range.
- 3.4 Marking. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the part number listed in 1.2 herein. In addition, the manufacturer's part number may also be marked as listed in 6.4 herein.
- 3.5 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in 6.4. The certificate of compliance submitted to DESC-ECS prior to listing as an approved source of supply shall state that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.
- 3.6 Certificate of conformance. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.
- 3.7 Notification of change. Notification of change to DESC-ECS shall be required in accordance with MIL-SID-883 (see 3.1 herein).
- 3.8 Verification and review. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
 - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein).
- 4.2 Screening. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C, or D using the circuit submitted with the certificate of compliance (see 3.5 herein).
 - (2) $T_A = +125$ °C, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.
- 4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.


STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A
5962-87786


REVISION LEVEL
SHEET 6

DESC FORM 193A SEP 87

± U. S. GOVERNMENT PRINTING OFFICE: 1968--849-904



☆U.S. GOVERNMENT PRINTING OFFICE: 1987 - 748-129-60913



☆U.S. GOVERNMENT PRINTING OFFICE: 1987 - 748-129-60913

	 	 Bina 	ary	Offset two's complement			
Step	 Range 	l True 	Inverted	True	Inverted		
	 -1.0000 V F _S 15.8730 mV step		0	0 1	1 0		
00 01	0.0000 V -0.0159 V	000000	 111111 111110	100000 100001	 011111 011110 		
31 32 33	" -0.4921 V -0.5079 V -0.5238 V	" 011111 100000 100001	" 100000 011111 011110	" 111111 000000 000001	" 000000 111111 111110		
62 63	 -0.9841 V -1.0000 V	" 111110 111111	" 000001 000000	" 011110 011111	" 100001 100000		

NOTES:


- NMINV and NLINV are to be considered dc controls. They may be tied to ± 5.0 V for a logical "1" and tied to ground for a logical "0".
- 2. Voltages are code midpoints when calibrated by adjusting $V_{\mbox{RT}}$ and $V_{\mbox{RB}}$ to set the 1st and 63rd thresholds to the desired voltages. Note that R_1 is greater than R (refer to block diagram on figure 2 herein), ensuring calibration with a positive voltage on $R_{\text{\scriptsize T}}$. Assuming a 0 V to -1.0 V desired range, continuously strobe the converter with -0.0079 V (1/2 LSB from 0 V) on the analog input, and adjust $V_{\mbox{RT}}$ for output toggling between 00 and 01. Then apply -0.9921 V (1/2 LSB from -1.0 V) and adjust V_{RB} for toggling between codes 62 and 63. The degree of required adjustment is indicated by the offset error, EOT and E_{OB} . Offset errors are generated by the inherent parasitic resistance between the package pin and the actual resistor chain on the integrated circuit. These parasitic resistors are shown as R_1 and R_2 in the block diagram shown on figure 2. Calibration will cancel all offset voltages, eliminating offset and gain errors. This method of calibration requires that both ends of the resistor chain, R_{T} and R_{B} are driven by buffered operational amplifiers. Instead of adjusting $V_{\mbox{RT}}$, $R_{\mbox{T}}$ can be connected to analog ground and the O V end of the range calibrated with a buffer offset control. The offset error at the bottom of the resistor chain results in a slight gain error, which can be compensated for by varying the voltage applied to Rg. The bottom reference is a convenient point for gain adjust that is not in the analog signal path.


FIGURE 3. Truth table.

SIZE STANDARDIZED 5962-87786 Α **MILITARY DRAWING REVISION LEVEL** SHEET 9 **DEFENSE ELECTRONICS SUPPLY CENTER** DAYTON, OHIO 45444

DESC FORM 193A SEP 87

☆U.S. GOVERNMENT PRINTING OFFICE: 1987 - 748-129-60913





Powered by ICminer.com Electronic-Library Service CopyRight 2003

TABLE II. Electrical test requirements.

MIL-STD-883 test requirements	Subgroups (per method 5005, table I)
 Interim electrical parameters (method 5004)	1,4,7,9
Final electrical test parameters (method 5004)	1*,2,3,4,5, 6,7*,8,9,10,11
Group A test requirements (method 5005)	1,2,3,4,5,6 7,8,9,10,11
Groups C and D end-point electrical parameters (method 5005)	1,4,7,9

^{*} PDA applies to subgroups 1 and 7.

4.3.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. Subgroups 4, 5, 6, 7, and 8 tests shall be sufficient to verify the truth table.

4.3.2 Groups C and D inspection.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883.
 - (1) Test condition A, B, C, or D using the circuit submitted with the certificate of compliance (see 3.5 herein).
 - (2) $T_A = +125^{\circ}C$, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.

6. NOTES

6.1 Intended use. Microcircuits conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for OEM application. When a military specification exists and the product covered by this drawing has been qualified for listing on QPL-38510, the device specified herein will be inactivated and will not be used for new design. The QPL-38510 product shall be the preferred item for all applications.

STANDARDIZED MILITARY DRAWING	SIZE A		5962	2-87786	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL		SHEET	12

DESC FORM 193A SEP 87

± U. B. GOVERNMENT PRINTING OFFICE: 1988-549-9

- 6.2 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3 Comments. Comments on this drawing should be directed to DESC-ECS, Dayton, Ohio 45444, or telephone 513-296-5375.
- 6.4 Approved source of supply. An approved source of supply is listed herein. Additional sources will be added as they become available. The vendor listed herein has agreed to this drawing and a certificate of compliance (see 3.5 herein) has been submitted to DESC-ECS.

 Military drawing part number 	Vendor CAGE number	Vendor similar part number 1/
5962-8778601VX	59621	TDC1046J8V

Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number Vendor name and address

59621

TRW LSI Products Incorporated 4243 Campus Point Court San Diego, CA 92126

STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON OHIO 45444

DESC FORM 193A SEP 87

☆ U. S. GOVERNMENT PRINTING OFFICE: 1988—549-904