# PIO-96

## 96 Channel Programmable Input/Output Board

Blue Chip Technology

## User Manual

# PIO-96

# User Manual

| | |
|---|---|
| Document Part N° | 0127-1015 |
| Document Reference | 0127-1015.Doc |
| Document Issue Level | 1.2 |
| | |
| Manual covers PCBs identified | PIO-96 Rev B |

**Blue Chip Technology Ltd.**
**Chowley Oak,  Tattenhall**
**Chester,  Cheshire**
**CH3  9EX.**
**Telephone : 01829 772000    Facsimile : 01829  772001.**

# Amendment History

| Issue Level | Issue Date | Author | Amendment Details |
|---|---|---|---|
| 1.1 | | | First draft |
| 1.2 | 24.11.97 | SEJ | Window front cover and logo.  See ECN 98/088 |

## 1.0    INTRODUCTION

This card provides 96 programmable digital I/O lines.  It is suitable for sensing or driving TTL connections only.

There is provision for a set of on board pull up resistors to enable the board to be used to detect contact closures on push buttons, relay contacts etc.

This manual refers to printed circuit boards identified (on the rear of the board) by the reference "PIO-96 Rev. B".

Whilst every effort has been taken to ensure that the information provided is accurate, Blue Chip Technology cannot assume responsibility for any errors in this manual or their consequences.  Should any errors be detected, the company would greatly appreciate being informed of them.  A policy of continuous product development is operated, resulting in the contents of this document being subject to change without notice.

# ELECTROMAGNETIC COMPATIBILITY (EMC)

This product meets the requirements of the European EMC Directive
(89/336/EEC) and is eligible to bear the CE mark.

It has been assessed operating in a Blue Chip Technology Icon industrial PC.
However, because the board can be installed in a variety of computers, certain
conditions have to be applied to ensure that the compatibility is maintained.  It
meets the requirements for an industrial environment ( Class A product) subject
to those conditions.

- The board must be installed in a computer system which provides screening
  suitable for the industrial environment.

- Any recommendations made by the computer system manufacturer/supplier
  must be complied with regarding earthing and the installation of boards.

- The board must be installed with the backplate securely screwed to the
  chassis of the computer to ensure good metal-to-metal (i.e. earth) contact.

- Most EMC problems are caused by the external cabling to boards.  With
  analogue boards particular attention must be paid to this aspect.  It is
  imperative that any external cabling to the board is totally screened, and that
  the screen of the cable connects to the metal end bracket of the board and
  hence to earth.  It is recommended that round screened cables with a braided
  wire screen are used in preference to those with a foil screen and drain wire.
  Use metal connector shells which connect around the full circumference of
  the screen; they are far superior to those which earth the screen by a simple
  "pig-tail".  Standard ribbon cable will not be adequate unless it is contained
  wholly within the cabinetry housing the industrial PC.

- If difficulty with interference is experienced the cable should also be fitted
  with a ferrite clamp as close possible to the connector.  The preferred type is
  the Chomerics clip-on style, type H8FE-1004-AS.

- It is recommended that cables are kept as short as possible, particularly when dealing with low level signals.

- Ensure that the screen of the external cable is bonded to a good RF earth at the remote end of the cable.

Failure to observe these recommendations may invalidate the EMC compliance.

> Warning
> This is a Class A product.  In a domestic environment this product may cause radio interference in which case the user may be required to take adequate measures.

## EMC Specification

A Blue Chip Technology Icon industrial PC fitted with this card meets the following specification:

Emissions:      EN 55022:1995

|  | Radiated | Class A |
|---|---|---|
|  | Conducted | Class A & B |

Immunity:       EN 50082-1:1992 incorporating

|  | Electrostatic Discharge | IEC 801-2:1984 Performance Criteria B |
|---|---|---|
|  | Radio Frequency Susceptibility | IEC 801-3:1984 Performance Criteria A |
|  | Fast Burst Transients | IEC 801-4:1988 Performance Criteria B |

## 2.0    USER ADJUSTMENTS

### 2.1    Selecting the Base Address (JP1)

The board may be located in any 62 pin ISA slot in the PC motherboard, but must be set up to appear at a specified position (or 'address') in the computer's port map.

Available positions are shown in the IBM-PC Technical Reference Guide. However, for those who do not possess a copy of this document a good place is the location normally allocated to the prototyping card as supplied by IBM. This address is 300 (hex) or 768 (decimal).  All Blue Chip Technology cards are preset to this address at the factory.

However, no two devices should be used while set to the same address since contention will occur and neither board will work.  If your machine contains a card with a conflicting address then another reasonably safe address is 200 to 21F (hex).

A set of links on the board set the base address of the board within the IBM-PC port map.  The address is in binary with the presence of a link representing a 0 and the absence of a link representing a 1.

To set the base address to 300 hex (768 decimal) set the pattern on the links as indicated below:



*Figure 1 - Selecting the Base Address*

More example addresses are shown in Appendix A.

Note:  No Two cards must occupy the same address.

## 2.2     Setting the Interrupt Channel (JP2)

The PIO-96 card supports the use of the interrupts generated from the
μPD71055 chips.  These chips are identical functionally to the Intel 8255
integrated circuit.  The use of the interrupts provides a means to monitor digital
inputs only when there has been a change at the input signal lines.  The use of
interrupts requires the user to write an interrupt handler routine (either in C or
assembler) and install it prior to using the PIO-96 card.

To select an interrupt channel, a link must be set on jumper block JP2.  An
interrupt is selected by placing a jumper link on the pair of link pins
corresponding to the desired interrupt channel.  All other interrupt channel
links must be left open.

Note:  Only one link is permitted on JP2.  If more than one link is fitted then
the computer system may not function correctly.



*Figure 2 - Setting the Interrupt Channel*

The above diagram shows the jumper block JP2 with a link placed on interrupt
channel 3.  Please note that the silk screen printing of the interrupt numbers on
the printed circuit board is incorrect.  The diagram above shows the correct
sequence.

## 3.0    PORT MAP

The PIO-96 has four μPD71055 (8255) chips.  Each chip has three 8 bit ports
(A, B & C) which can be programmed as inputs or outputs by writing a control
word to the control port.  (See Table 2).  All "A" ports and "B" ports much each
be all input or all output, i.e. they should not be programmed to mixed input
and output bits within an individual port.  Port C may be split into two 4 bit
sections each of which may be input or output.  The board occupies sixteen
read/write addresses (four for each μPD71055 chip) in the IBM-PC port map.

| ADDRESS | PORT |
|---|---|
| Base + 0 | Port A |
| Base + 1 | Port B |
| Base + 2 | Port C |
| Base + 3 | Command Port 1 |
| Base + 4 | Port A' |
| Base + 5 | Port B' |
| Base + 6 | Port C' |
| Base + 7 | Command Port 2 |
| Base + 8 | Port A" |
| Base + 9 | Port B" |
| Base + 10 | Port C" |
| Base + 11 | Command Port 3 |
| Base + 12 | Port A'" |
| Base + 13 | Port B'" |
| Base + 14 | Port C'" |
| Base + 15 | Command Port 4 |

*Table 1 - Port Addresses*

The function and operation of each of the input/output ports (A, B & C) are controlled by the control byte which is written to the appropriate Command Port.  Each bit within the byte has a specific function, shown in Table 2.

## 3.1     Control Port Bit Functions

| BIT NO | FUNCTION | SETTINGS |
|--------|----------|----------|
| 7 | Mode Set Flag | 0=Inactive |
|   |   | 1=Active |
|   |   | 00=Mode 0 |
| 5, 6 | Mode Selection | 01=Mode 1 |
| 4 | Port A | 0=Output |
|   |   | 1=Input |
| 3 | Port C (Upper) | 0=Output |
|   |   | 1=Input |
| 2 | Mode Selection | 0=Mode 0 |
|   |   | 1=Mode 1 |
| 1 | Port B | 0=Output |
|   |   | 1=Input |
| 0 | Port C (Lower) | 0=Output |
|   |   | 1=Input |

*Table 2 - Control Port - Bit Functions*

The software described in section 5 the Operating Guide gives examples of the more typical control bytes and their effects.

## 4.0    ELECTRICAL OPTIONS

### 4.1    Input Conditioning

The 71055 has high impedance inputs.  An option is provided to terminate external input lines.  This is useful in an electrically noisy environment or where a load is required (e.g. open collector drive).  The lines may be pulled up to the on-board +5V supply using 12 off SIL resistor packs (identified on the PCB as "RP1" to "RP6" and "RP11" to "RP16" inclusive).  The recommended values of each resistor to 10Kohm.

### 4.2    Input/Output Connections

Two 50 way insulation displacement connectors (IDC) are provided for I/O channel signal connection.  One connector is located on the rear bracket and carries signals 1 to 48.  The second connector is located on the board and carries signals 49 to 96.  This connector may be brought out to the rear of the computer via an adapter cable.  If access to individual channels is required, a 50 way IDC ribbon cable may be used to connect the I/O channels to a 50 way screw terminal block available from Blue Chip Technology as part number ST-24.

The pins are numbered as shown in the following diagram.  Pins 1-48 contain the I/O signal lines and pins 49 and 50 are connected to digital ground.  Both connectors are identical in their pin-out.

When the connector is viewed from the back of the system odd numbered pins are on the left and even numbered pins are on the right with pin 1 at the top of the connector.

```
       ▷1 ◯        ◯ 2

        3 ◯        ◯ 4

        5 ◯        ◯ 6

        7 ◯        ◯ 8
          ⋮          ⋮
          ⋮          ⋮
       43 ◯        ◯ 44

       45 ◯        ◯ 46

       47 ◯        ◯ 48

       49 ◯        ◯ 50
```

*Figure 3 - Connector Pin Details (P1 and P2)*
*(View with gold edge connector facing downwards.)*

## 4.3     Connector Pin Details

| PORT | BIT NO. | PIN NO. | PIN NO. | BIT NO. | PORT |
|------|---------|---------|---------|---------|------|
| A (1) | 0 | 1 | 2 | 0 | A (2) |
| | 1 | 3 | 4 | 1 | |
| | 2 | 5 | 6 | 2 | |
| | 3 | 7 | 8 | 3 | |
| | 4 | 9 | 10 | 4 | |
| | 5 | 11 | 12 | 5 | |
| | 6 | 13 | 14 | 6 | |
| | 7 | 15 | 16 | 7 | |
| B (1) | 0 | 17 | 18 | 0 | B (2) |
| | 1 | 19 | 20 | 1 | |
| | 2 | 21 | 22 | 2 | |
| | 3 | 23 | 24 | 3 | |
| | 4 | 25 | 26 | 4 | |
| | 5 | 27 | 28 | 5 | |
| | 6 | 29 | 30 | 6 | |
| | 7 | 31 | 32 | 7 | |
| C (1) | 0 | 33 | 34 | 0 | C (2) |
| | 1 | 35 | 36 | 1 | |
| | 2 | 37 | 38 | 2 | |
| | 3 | 39 | 40 | 3 | |
| | 4 | 41 | 42 | 4 | |
| | 5 | 43 | 44 | 5 | |
| | 6 | 45 | 46 | 6 | |
| | 7 | 47 | 48 | 7 | |
| Digital Ground | | 49 | 50 | | Digital Ground |

*Table 3 - Signal Pin Connection Details*
*(Pin out of both connectors is identical)*

# 5.0    OPERATING GUIDE

## 5.1    Using the Device

A total of 24 I/O channel signals from each 71055 I/O device on the PIO-96
board provides twelve 8-bit ports. Each signal is connected to one bit within one
of these ports i.e.

| PORT ADD. | BIT | HEX | DECIMAL |
|---|---|---|---|
| +0,+8 | 0 | 01 | 1 |
| | 1 | 02 | 2 |
| | 2 | 04 | 4 |
| | 3 | 08 | 8 |
| | 4 | 10 | 16 |
| | 5 | 20 | 32 |
| | 6 | 40 | 64 |
| | 7 | 80 | 128 |

| PORT ADD. | BIT | HEX | DECIMAL |
|---|---|---|---|
| +4,+12 | 0 | 01 | 1 |
| | 1 | 02 | 2 |
| | 2 | 04 | 4 |
| | 3 | 08 | 8 |
| | 4 | 10 | 16 |
| | 5 | 20 | 32 |
| | 6 | 40 | 64 |
| | 7 | 80 | 128 |

| PORT ADD. | BIT | HEX | DECIMAL |
|---|---|---|---|
| +1,+9 | 0 | 01 | 1 |
| | 1 | 02 | 2 |
| | 2 | 04 | 4 |
| | 3 | 08 | 8 |
| | 4 | 10 | 16 |
| | 5 | 20 | 32 |
| | 6 | 40 | 64 |
| | 7 | 80 | 128 |

| PORT ADD. | BIT | HEX | DECIMAL |
|---|---|---|---|
| +5,+13 | 0 | 01 | 1 |
| | 1 | 02 | 2 |
| | 2 | 04 | 4 |
| | 3 | 08 | 8 |
| | 4 | 10 | 16 |
| | 5 | 20 | 32 |
| | 6 | 40 | 64 |
| | 7 | 80 | 128 |

| PORT ADD. | BIT | HEX | DECIMAL |
|---|---|---|---|
| +2,+10 | 0 | 01 | 1 |
| | 1 | 02 | 2 |
| | 2 | 04 | 4 |
| | 3 | 08 | 8 |
| | 4 | 10 | 16 |
| | 5 | 20 | 32 |
| | 6 | 40 | 64 |
| | 7 | 80 | 128 |

| PORT ADD. | BIT | HEX | DECIMAL |
|---|---|---|---|
| +6,+14 | 0 | 01 | 1 |
| | 1 | 02 | 2 |
| | 2 | 04 | 4 |
| | 3 | 08 | 8 |
| | 4 | 10 | 16 |
| | 5 | 20 | 32 |
| | 6 | 40 | 64 |
| | 7 | 80 | 128 |

## 5.2     Programming Guide

### Simple Inputs

The state of the input lines may be determined by using either of the following methods:

Microsoft BASIC A or GW BASIC.

> X=INP (P)

> Returns the byte from port P and assigns this value to the variable X.

8088/8086 Assembly language.

> PORT EQU 0300H

```
GETDAT:
        MOV DX,PORT
        IN AL,DX
        RET
```

### Simple Outputs

The state of the output lines may be modified by using either of the following methods:

Microsoft BASIC A or GW BASIC.

> OUT P,D

> Outputs the byte D to Port P

8088/8086 Assembly language

```
        PORT EQU 0300H

        PUTDAT:
                MOV DX,PORT
                MOV AX,DATA
                OUT DX,AL
                RET
```

The μPD71055 can operate in one of 3 modes (mode 0, 1 & 2).

In the first mode (mode 0) the μPD71055 provides simple I/O for three 8 bit ports.  Data is simply written to, or read from a specified port (A, B or C) without the use of handshaking.

Mode 1 enables the transfer of data to or from a specified 8 bit port (A or B) in conjunction with strobes or handshaking signals provided by Port C.

In mode 2 data is transferred via one bi-directional 8 bit port (A) with handshakes (Port C).

The following table gives a summary of the most commonly used 'control words' which must be written to each control port to configure the μPD71055s before using this module. The table assumes mode 0.

## Typical Register Setups

| Control Word (hex.) | Control Word (Dec.) | Sets All of Port B As | Sets High 4 Bits of Port B As | Sets High 4 Bits of Port C As | Sets Low 4 Bits of Port C As |
|---|---|---|---|---|---|
| 80 | 128 | Output | Output | Output | Output |
| 81 | 129 | Output | Output | Output | Input |
| 82 | 130 | Output | Input | Output | Output |
| 83 | 131 | Output | Input | Output | Input |
| 88 | 136 | Output | Output | Input | Output |
| 89 | 137 | Output | Output | Input | Input |
| 8A | 138 | Output | Input | Input | Output |
| 8B | 139 | Output | Input | Input | Input |
| 90 | 144 | Input | Output | Output | Output |
| 91 | 145 | Input | Output | Output | Input |
| 92 | 146 | Input | Input | Output | Output |
| 93 | 147 | Input | Input | Output | Input |
| 98 | 152 | Input | Output | Input | Output |
| 99 | 153 | Input | Output | Input | Input |
| 9A | 154 | Input | Input | Input | Output |
| 9B | 155 | Input | Input | Input | Input |

*Table 4 - Simple I/O Control Words*

For a full explanation of the various modes of operating, and the use of the signal lines consult the Intel 8255 or NEC μPD71055 datasheet.

# 6.0    EXAMPLE PROGRAMS

## Example Program 1

The following program in Microsoft Basic will test the operation of the PIO-96
if a link is made between corresponding pins on the rear of the connector.

```
10  P1=&H300 : REM BASE OF FIRST PIA
15  P2 = &H304 : REM BASE OF SECOND PIA
20  GOSUB 60
30  P1 = &H304 : P2 = &H300
40  GOSUB 60
50  GOTO 10 : REM LOOP CONTINUOUSLY
60  OUT P1+3, &H80 : OUT P2+3, &H9B
70  FOR P = 0 TO 2
80  F = 0
90  A = 1
100  OUT P1+P,A
110  IF INP(P2+P)<>A THEN PRINT "ERROR", P,A,INP(P2+P):F=F+1
120  A=A+A
130  IF A=256 THEN GOTO 150
140  GOTO 100
150  IF F>0 THEN PRINT P, "FAILED", F:GOTO 170
160  PRINT P,"PASSED"
170  NEXT P
180  RETURN
```

The program runs continuously and can only be stopped by pressing
Control-Break on the PC keyboard.

**Example Program 2**

This example program shows the use of interrupts generated from the µPD71055 PIO chip. The program sets mode 1 operation which allows data to be strobed into Port 0 of the first µPD71055 via a LOW signal on Port 2 bit 4.

To determine when data has been strobed into the data port, this example polls the µPD71055 port 2 register which in mode 1 acts as a control/status register. In normal use an interrupt handler routine written in C or assembler would be resident in memory to respond to the hardware interrupt generated by the PIO card.

NOTES:

- Prior to using interrupts, an interrupt routine must be installed in memory by the application software.

- To use interrupts ALL unused "INT0" and "INT1" lines (bits 0 and 3 of each µPD71055 port 2) must be LOW. This means that if a µPD71055 has been set to (say) mode 0 with all ports as output then Port 2 output lines 0 and 3 must be written to a zero (LOW) state.

- If the ports were set to inputs then interrupts will only occur if Port 2 input lines 0 and 3 are LOW for each µPD71055 not being used in an interrupt mode.

- The above is necessary because each µPD71055 "INT0" and "INT1" lines are logically OR-ed together.

```
CLS

bseaddr% = &H300

port0A% = bseaddr% + 0
port1A% = bseaddr% + 1
port2A% = bseaddr% + 2
ctrlprtA% = bseaddr% + 3

port0B% = bseaddr% + 4
port1B% = bseaddr% + 5

port2B% = bseaddr% + 6
ctrlprtB% = bseaddr% + 7

port0C% = bseaddr% + 8
port1C% = bseaddr% + 9
port2C% = bseaddr% + 10
ctrlprtC% = bseaddr% + 11

port0D% = bseaddr% + 12
port1D% = bseaddr% + 13
port2D% = bseaddr% + 14
ctrlprtD% = bseaddr% + 15

REM set µPD71055 No 2, 3 and 4 to mode 0 - all ports = outputs
OUT ctrlprtB%, &H80
OUT ctrlprtC%, &H80
OUT ctrlprtD%, &H80

REM set all ports for µPD71055 Nos 2, 3 and 4 to LOW
OUT port0B%, 0
OUT port1B%, 0
OUT port2B%, 0

OUT port0C%, 0
OUT port1C%, 0
OUT port2C%, 0

OUT port0D%, 0
OUT port1D%, 0
OUT port2D%, 0
```

```
REM set mode 1 for normal operation for µPD71055 No 1
REM port 0 = input
REM port 1 = input
REM bits 7 and 6 of port C = input
REM groups 0 and 1 set to mode 1
OUT ctrlprtA%, &HB0

REM set bit manipulation mode to set up µPD71055 chip No 1
REM and set bit 4 high to enable INT0
OUT ctrlprtA%, &H9

LOCATE 1, 1: PRINT "Port 0 of µPD71055 No1"

rdval:
REM get port data before interrupt
dt% = INP(port0A%)

pol:
REM read input buffer full status (bit 5) for µPD71055 No 1
REM this determines when the data strobe has occurred
irq% = (INP(port2A%) AND 32)
IF irq% = 0 THEN GOTO pol

LOCATE 3, 1: PRINT "Before Interrupt"; dt%

rddat:
REM read data from port 0
dta% = INP(port0A%)
LOCATE 4, 1: PRINT "After  Interrupt"; dta%

SLEEP (1)

GOTO rdval
```

## 7.0    COMMERCIAL DATA ACQUISITION PACKAGES

The Blue Chip Technology PIO-96 can be used with almost any data acquisition package that can read information directly from a PC input port.

### 7.1    Use of the PIO-96 Board with ASYST

The board has been tested with and is installable as an 71055.PORT digital device in the ASYST scientific software package by Macmillan Software Company.

For more details about this package and other PC data acquisition software, please contact Blue Chip Technology.

# APPENDIX

## A1  I/O Address Map for PC/XT/AT Computers

| Address (Hex) | Allocated to |
|---|---|
| 000-01F | DMA Controller 1,  8237A-5 |
| 020-03F | Interrupt Controller 1,  8259A |
| 040-05F | Timer,  8254 |
| 060-06F | Keyboard Controller  8742; Control Port B |
| 070-07F | RTC And CMOS RAM,  NMI Mask (Write) |
| 080-09F | DMA Page Register (Memory Mapper) |
| 0A0-0BF | Interrupt Controller 2,  8259 |
| 0F0 | Clear NPX  (80287) Busy |
| 0F1 | Reset NPX,  80287 |
| 0F8-0FF | Numeric Processor Extension,  80287 |
| 1F0-1F8 | Hard Disk Drive Controller |
| 200-207 | Reserved |
| 278-27F | Reserved For Parallel Printer Port 2 |
| 2F8-2FF | Reserved For Serial Port 2 |
| 300-31F | Reserved |
| 360-36F | Reserved |
| 378-37F | Parallel Printer Port 1 |
| 380-38F | Reserved For SDLC Comms, Bisynch 2 |
| 3A0-3AF | Reserved For Bisynch 1 |
| 3B0-3BF | Reserved |
| 3C0-3CF | Reserved |
| 3D0-3DF | Display Controller |
| 3F0-3F7 | Diskette Drive Controller |
| 3F8-3FF | Serial Port 1 |

## A2     Hardware Interrupt Levels for PC/XT

| Address (Hex) | Allocated to |
|---|---|
| 0 | Timer |
| 1 | Keyboard |
| 2 | Reserved |
| 3 | Asynchronous Communications (Secondary) SDLC Communications |
| 4 | Asynchronous Communications (Primary) SDLC Communications |
| 5 | Fixed Disk |
| 6 | Diskette |
| 7 | Parallel Printer |

## A3      Hardware Interrupt Levels for PC/AT

**Address        Allocated to**
**(Hex)**

0       Timer Output 0
1       Keyboard(Output Buffer Full)
2       Interrupt From Controller 2:-

     8       Real Time Clock Interrupt
     9       Software Redirected To INT(0AH) IRQ2
    10      Reserved
    11      Reserved
    12      Reserved
    13      Co-Processor
    14      Fixed Disk Controller
    15      Reserved

3       Serial Port 2
4       Serial Port 1
5       Parallel Port 2
6       Diskette Controller
7       Parallel Port 1

## DMA Channels

1       Floppy Disk Drive. (may be used when disk inactive)
2       Hard Disk Drive
3       Spare