## Synchronous Rectification DC/DC Converter Programmable Integrated Controller

The MC33470 is a digitally programmable switching voltage regulator, specifically designed for Microprocessor supply, Voltage Regulator Module and general purpose applications, to provide a high power regulated output voltage using a minimum of external parts. A 5-bit digital-to-analog converter defines the dc output voltage.

This product has three additional features. The first is a pair of high speed comparators which monitor the output voltage and expedite the circuit response to load current changes. The second feature is a soft start circuit which establishes a controlled response when input power is applied and when recovering from external circuit fault conditions. The third feature is two output drivers which provide synchronous rectification for optimum efficiency.

This product is ideally suited for computer, consumer, and industrial equipment where accuracy, efficiency and optimum regulation performance is desirable.

MC33470 Features:

- 5-Bit Digital-to-Analog Converter Allows Digital Control of Output Voltage
- High Speed Response to Transient Load Conditions
- Output Enable Pin Provides On/Off Control
- Programmable Soft Start Control
- High Current Output Drives for Synchronous Rectification
- Internally Trimmed Reference with Low Temperature Coefficient
- Programmable Overcurrent Protection
- Overvoltage Fault Indication
- Functionally Similar to the LTC1553


## SYNCHRONOUS RECTIFICATION DC/DC CONVERTER PROGRAMMABLE INTEGRATED CONTROLLER

SEMICONDUCTOR TECHNICAL DATA

20


DW SUFFIX
PLASTIC PACKAGE CASE 751D
(SO-20L)


ORDERING INFORMATION

| Device | Operating <br> Temperature Range | Package |
| :---: | :---: | :---: |
| MC 33470 DW | $\mathrm{T}_{\mathrm{A}}=0^{\circ}$ to $+75^{\circ} \mathrm{C}$ | $\mathrm{SO}-20 \mathrm{~L}$ |

## Simplified Block Diagram



MAXIMUM RATINGS ( $T_{C}=25^{\circ} \mathrm{C}$, unless otherwise noted.)

| Rating | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: |
| Power Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | 7.0 | V |
| Output Driver Supply Voltage (Operating) | $\mathrm{P}_{\mathrm{V}_{\mathrm{CC}}}$ | 18 | V |
| $I_{\text {max }}$, $I_{\text {fb }}$ Inputs | $V_{\text {in }}$ | -0.3 to 18 | V |
| All Other Inputs and Digital ( $\overline{\mathrm{OT}}, \overline{\text { Fault, }}$, Power Good) Outputs | $V_{\text {in }}$ | $\begin{gathered} -0.3 \text { to } \\ v_{C C}+0.3 \end{gathered}$ | V |
| Power Dissipation and Thermal Characteristics Maximum Power Dissipation Case 751D DW Suffix ( $\mathrm{T}_{\mathrm{A}}=70^{\circ} \mathrm{C}$ ) Thermal Resistance Junction-to-Ambient Thermal Resistance Junction-to-Case | $P_{D}$ <br> $\mathrm{R}_{\text {өJA }}$ <br> $\mathrm{R}_{\text {өJC }}$ | $\begin{gathered} 0.60 \\ 91 \\ 60 \end{gathered}$ | $\begin{gathered} \mathrm{W} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ |
| Operating Junction Temperature | TJ | 125 | ${ }^{\circ} \mathrm{C}$ |
| Operating Ambient Temperature (Notes 1 and 2) | $\mathrm{T}_{\mathrm{A}}$ | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $\mathrm{T}_{\text {stg }}$ | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |

NOTE: ESD data available upon request

ELECTRICAL CHARACTERISTICS ( $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{P}_{\mathrm{V}_{\mathrm{CC}}}=12 \mathrm{~V}$ for typical values $\mathrm{T}_{\mathrm{A}}=$ Low to High [Notes 1, 2, 3], for $\mathrm{min} / \mathrm{max}$ values $\mathrm{T}_{\mathrm{A}}$ is the operating ambient temperature range that applies, unless otherwise noted.)

| Characteristic | Symbol | Min | Typ | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| OSCILLATOR | $\mathrm{f}_{\text {osc }}$ | 210 | 300 | 390 | kHz |
| Frequency (VC $=4.5$ to 5.5 V ) |  |  |  |  |  |

FEEDBACK AMPLIFIER

| Voltage Feedback Input Threshold (Note 4) VIDO, VID1, VID2 and VID4 $=$ " 1 " and VID3 $=$ " 0 " VID4 = "1" and VID0, VID1, VID2 and VID3 = "0" | $\mathrm{V}_{\text {sense }}$ | $\begin{gathered} 1.764 \\ 2.744 \\ 3.43 \end{gathered}$ | $\begin{aligned} & 1.8 \\ & 2.8 \\ & 3.5 \end{aligned}$ | $\begin{gathered} 1.836 \\ 2.856 \\ 3.57 \end{gathered}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input Bias Current ( $\mathrm{V}_{\mathrm{CM}}=2.8 \mathrm{~V}$ ) | $I_{\text {IB }}$ | - | 20 | - | $\mu \mathrm{A}$ |
| Transconductance ( $\mathrm{V}_{\mathrm{CM}}=2.8 \mathrm{~V}, \mathrm{~V}_{\text {COMP }}=2.0 \mathrm{~V}$ ) | $\mathrm{G}_{\mathrm{M}}$ | 400 | 800 | 1200 | $\mu \mathrm{mho}$ |
| Open Loop Voltage Gain ( $\mathrm{V}_{\text {COMP }}=2.0 \mathrm{~V}$ ) | $\mathrm{A}_{\mathrm{VOL}}$ | - | 67 | - | dB |
| Output Line Regulation ( $\mathrm{V}_{\mathrm{CC}}=4.5$ to 5.5 V ) | Regline | - | 7.0 | - | mV |
| Output Load Regulation | Regload | - | 5.0 | - | mV |
| Output Current Source Sink | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}} \\ & \mathrm{I}_{\mathrm{OL}} \end{aligned}$ | - | $\begin{aligned} & 120 \\ & 120 \end{aligned}$ | - | $\mu \mathrm{A}$ |

PWM SECTION

| Duty Cycle at G1 Output Maximum Minimum | $\begin{aligned} & \mathrm{DC}_{\text {max }} \\ & \mathrm{DC} C_{\text {min }} \end{aligned}$ | 77 | 88 - | $\begin{gathered} 95 \\ 0 \end{gathered}$ | \% |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Propagation Delay Comp Input to G1 Output, $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ Comp Input to G2 Output, $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ | tpLH1 tpLH2 | - | $\begin{aligned} & 0.1 \\ & 0.1 \end{aligned}$ | - | $\mu \mathrm{s}$ |

## SOFT-START SECTION

| Charge Current ( $\mathrm{V}_{\text {Soft-Start }}=0 \mathrm{~V}$ ) | $I_{\text {chg }}$ | 7.0 | 10 | 13 | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Discharge Current under Current Limit (Note 5) $\left(\mathrm{V}_{\text {Soft-Start }}=2.0 \mathrm{~V}, \mathrm{~V}_{\text {sense }}=\mathrm{V}_{\text {out }}, \mathrm{V}_{\text {imax }}=\mathrm{V}_{\mathrm{CC}}, \mathrm{~V}_{\text {ifb }}=0 \mathrm{~V}\right)$ | ISSIL | 30 | 90 | 150 | $\mu \mathrm{A}$ |
| Discharge Current under Hard Current Limit $\left(\mathrm{V}_{\text {Soft-Start }}=2.0 \mathrm{~V}, \mathrm{~V}_{\text {sense }}<\mathrm{V}_{\text {out }} / 2, \mathrm{~V}_{\text {imax }}=\mathrm{V}_{\mathrm{CC}}, \mathrm{~V}_{\text {ifb }}=0 \mathrm{~V}\right)$ | ISSHIL | 40 | 64 | - | mA |
| Hard Current Limit Hold Time | tsSHIL | 100 | 200 | 300 | $\mu \mathrm{s}$ |
| IMAX INPUT |  |  |  |  |  |
| Sink Current ( $\left.\mathrm{V}_{\text {in max }}=\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\text {ifb }}=\mathrm{V}_{\mathrm{CC}}\right)$ | loL | 133 | 190 | 247 | $\mu \mathrm{A}$ |

POWER GOOD OUTPUT

| Threshold For Logic "1" to "0" Transition Upper Threshold Lower Threshold | $\mathrm{V}_{\text {th }}$ | $\overline{0.93}$ | $\begin{aligned} & 1.04 \\ & 0.96 \end{aligned}$ | $\begin{gathered} 1.07 \\ - \end{gathered}$ | $\mathrm{V}_{\text {sense }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Response Time Logic "0" to "1" ( $\mathrm{V}_{\text {sense }}$ changes from 0 V to $\mathrm{V}_{\mathrm{O}}$ ) Logic "1" to "0" ( $\mathrm{V}_{\text {sense }}$ changes from $\mathrm{V}_{\mathrm{O}}$ to 0 V ) | $\mathrm{trPG}^{\text {r }}$ | $\begin{gathered} 200 \\ 50 \end{gathered}$ | $\begin{aligned} & 400 \\ & 100 \end{aligned}$ | $\begin{aligned} & 600 \\ & 150 \end{aligned}$ | $\mu \mathrm{s}$ |
| Sink Current ( $\mathrm{V}_{\text {OL }}=0.5 \mathrm{~V}$ ) | IOLPG | - | 10 | - | mA |
| Output Low Voltage ( $\left.\mathrm{l}_{\text {OL }}=100 \mu \mathrm{~A}\right)($ Note 6) | $\mathrm{V}_{\text {OLPG }}$ | - | 250 | 500 | mV |

NOTES: 1. Maximum package power dissipation limits must be observed.
2. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible.
3. VID1, VID3, VID4 = logic 0, and VID0, VID2 = logic 1.
4. $\mathrm{V}_{\text {sense }}$ is provided from a low impedance voltage source or shorted to the output voltage.
5. Under a typical soft current limit, the net soft-start discharge current will be $90 \mu \mathrm{~A}$ (IssiL) $-10 \mu \mathrm{~A}\left(I_{\text {chg }}\right)=80 \mu \mathrm{~A}$. The softstart sink to source current ratio is designed to be 9:1.
6 Sense $($ Pin 6$)=5.0 \mathrm{~V}$, Comp (Pin 10) open, VID4, VID2, VID1, VID0 $=1.0$, VID3 $=0$.
7. OUTEN is internally pulled low if VIDO, $1,2,3$, and 4 are floating.
8. Due to internal pull-up resistors, there will be an additional 0.5 mA per pin if any of the VIDO, $1,2,3$, or 4 pins are pulled low.

ELECTRICAL CHARACTERISTICS (continued) $\left(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{P}_{\mathrm{V}_{\mathrm{CC}}}=12 \mathrm{~V}\right.$ for typical values $\mathrm{T}_{\mathrm{A}}=$ Low to High [Notes 1, 2, 3], for $\mathrm{min} / \mathrm{max}$ values $\mathrm{T}_{\mathrm{A}}$ is the operating ambient temperature range that applies, unless otherwise noted.)

| $\mid$ Characteristic |
| :--- |
| Symbol |
| FAULT OUTPUT |
| Threshold For Logic "0" to "1" Transition |
| $\mathrm{V}_{\text {sense }}$ Response Time Switches from 2.8 V to $\mathrm{V}_{\mathrm{CC}}$ |
| Sink Current ( $\mathrm{V}_{\mathrm{OL}}=0.5 \mathrm{~V}$ ) |

## OVERTEMPERATURE OUTPUT

| Threshold For Logic "1" to "0" Transition (OUTEN Voltage Decreasing) | $\mathrm{V}_{\text {thOUTEN }}$ | 1.85 | 2.0 | 2.2 | V |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Delay Time | $\mathrm{t}_{\mathrm{DOT}}$ | 25 | 50 | 100 | $\mu \mathrm{~s}$ |
| Sink Current ( $\mathrm{V}_{\mathrm{OL}}=0.5 \mathrm{~V}$ ) | IOLF | - | 10 | - | mA |

LOGIC INPUTS (VID0, VID1, VID2, VID3, VID4)

| Input Low State | $\mathrm{V}_{\mathrm{IL}}$ | - | - | 0.8 | V |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Input High State | $\mathrm{V}_{\mathrm{IH}}$ | 3.5 | - | - | V |
| Input Impedance | $\mathrm{R}_{\mathrm{in}}$ | - | 10 | - | $\mathrm{k} \Omega$ |

## OUTPUT ENABLE CONTROL (OUTEN)

| Over-Temperature Driver Disable and Reset <br> (OUTEN Voltage Decreasing) (Note 7) | V OTDD | 1.55 | 1.70 | 1.85 | V |
| :---: | :---: | :---: | :---: | :---: | :---: |

## OUTPUT SECTIONS (G1, G2)

| Source Resistance $\left(\mathrm{V}_{\text {sense }}=2.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{G}}=\mathrm{P}_{\left.\mathrm{V}_{\mathrm{CC}}-1.0 \mathrm{~V}\right)}\right.$ | $\mathrm{R}_{\mathrm{OH}}$ | - | 0.5 | - | $\Omega$ |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Sink Resistance $\left(\mathrm{V}_{\text {sense }}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{G}}=1.0 \mathrm{~V}\right)$ | $\mathrm{R}_{\mathrm{OL}}$ | - | 0.5 | - |  |
| Output Voltage with OUTEN Reset $\left(\mathrm{I}_{\text {sink }}=1.0 \mathrm{~mA}\right)$ | $\mathrm{V}_{\mathrm{OL}}$ | - | 0.1 | 0.5 | V |
| Output Voltage Rise Time $\left(\mathrm{C}_{\mathrm{L}}=10 \mathrm{nF}, \mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}\right)$ | $\mathrm{t}_{\mathrm{r}}$ | - | 70 | 140 | ns |
| Output Voltage Fall Time $\left(\mathrm{C}_{\mathrm{L}}=10 \mathrm{nF}, \mathrm{T}_{J}=25^{\circ} \mathrm{C}\right)$ | $\mathrm{t}_{\mathrm{f}}$ | - | 70 | 140 | ns |
| G1, G2 Non-Overlap Time $\left(\mathrm{C}_{\mathrm{L}}=10 \mathrm{nF}, \mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}\right)$ | $\mathrm{t}_{\mathrm{NOL}}$ | 30 | 150 | 210 | ns |

TOTAL DEVICE

| Minimum Operating Voltage After Turn-OnP $\mathrm{V}_{\mathrm{CC}}$ Decreasing) | $\mathrm{P}_{\mathrm{V}_{\text {CC min }}}$ | 10.8 | - | - | V |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Minimum Operating Voltage After Turn-On ( $\mathrm{V}_{\mathrm{CC}}$ Decreasing) | $\mathrm{V}_{\mathrm{CC} \text { min }}$ | 3.0 | - | 4.25 | V |
| $\mathrm{V}_{\mathrm{CC}}$ Current (Note 8) (OUTEN and $\mathrm{P}_{\mathrm{V}_{C C}}$ open, VID0, 1, 2, 3, 4 Floating) | $\mathrm{I}_{\mathrm{CC}}$ | - | 3.7 | 8.0 | mA |
| $\mathrm{P}_{\mathrm{V}_{C C}}$ Current (OUTEN $=5.0 \mathrm{~V}$, VID0, 1, 2, 3, 4 Open, $\mathrm{P}_{\mathrm{V}_{\mathrm{CC}}}=12 \mathrm{~V}$ ) | ${ }^{\mathrm{P}_{\mathrm{l}}^{\text {CC }}}$ | - | 15 | - | mA |

NOTES: 1. Maximum package power dissipation limits must be observed.
2. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible.
3. VID1, VID3, VID4 $=\operatorname{logic} 0$, and VID0, VID2 $=\operatorname{logic} 1$.
4. $\mathrm{V}_{\text {sense }}$ is provided from a low impedance voltage source or shorted to the output voltage.
5. Under a typical soft current limit, the net soft-start discharge current will be $90 \mu \mathrm{~A}$ (ISSIL) $-10 \mu \mathrm{~A}\left(I_{\text {chg }}\right)=80 \mu \mathrm{~A}$. The softstart sink to source current ratio is designed to be 9:1.
6 Sense $($ Pin 6$)=5.0 \mathrm{~V}$, Comp (Pin 10) open, VID4, VID2, VID1, VID0 $=1.0$, VID3 $=0$.
7. OUTEN is internally pulled low if VID0, $1,2,3$, and 4 are floating.
8. Due to internal pull-up resistors, there will be an additional 0.5 mA per pin if any of the VID0, 1, 2, 3, or 4 pins are pulled low.


Figure 1. Output Drive Waveform


Figure 3. Error Amplifier Transient Response

Figure 5. Feedback Circuit Load Transient Response



Figure 2. 5.0 V Supply Current


Figure 4. Drive Output Source/Sink Saturation Voltage versus Load Current


Figure 6. Feedback Loop Gain and Phase versus Frequency


Figure 7. Drive Output Source/Sink Saturation Voltage versus Load Current


Figure 8. Feedback Threshold Voltage versus Temperature


Figure 9. $I_{\max }$ Current versus Temperature


Figure 10. $\mathrm{V}_{\text {sense }}$ Current Source versus Temperature


Figure 11. $V_{\text {Cc }}$ Undervoltage Lockout Trip Point versus Temperature


Figure 12. Oscillator Frequency versus Temperature



Figure 14. Timing Diagram

## OPERATING DESCRIPTION

The MC33470 is a monolithic, fixed frequency power switching regulator specifically designed for dc-to-dc converter applications which provide a precise supply voltage for state of the art processors. The MC33470 operates as fixed frequency, voltage mode regulator containing all the active functions required to directly implement digitally programmable step-down synchronous rectification with a minimum number of external components.

## Oscillator

The oscillator frequency is internally programmed to 300 kHz . The charge to discharge ratio is controlled to yield a $95 \%$ maximum duty cycle at the switch outputs. During the fall time of the internal sawtooth waveform, the oscillator generates an internal blanking pulse that disables the G1 output switching MOSFET. The internal sawtooth waveform has a nominal peak voltage of 2.5 V and a valley voltage of 1.5 V .

## Pulse Width Modulator

The pulse width modulator consists of a comparator with the oscillator ramp voltage applied to the noninverting input, while the error amplifier output is applied to the inverting input. Output switch conduction is initiated when the ramp waveform is discharged to the valley voltage. As the ramp voltage increases to a voltage that exceeds the error amplifier output, the latch resets, terminating output G1 MOSFET conduction, and turning on output G2 MOSFET,
for the duration of the oscillator ramp. This PWM/latch combination prevents multiple output pulses during a given oscillator cycle.

The sense voltage input at Pin 6 is applied to the noninverting inputs of a pair of high speed comparators. The high speed comparators' inverting inputs are tied $0.96 \times \mathrm{V}_{\text {ref }}$ and $1.04 \times \mathrm{V}_{\text {ref }}$, respectively, to provide an optimum response to load changes. When load transients which cause the output voltage to fall outside a $\pm 4 \%$ regulation window occur, the high speed comparators override the PWM comparator to force a zero or maximum duty cycle operating condition until the output voltage is once again within the linear window.

When voltages are initially provided to the supply pins, $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{P}_{\mathrm{V}_{\mathrm{CC}}}$, undervoltage lockout circuits monitor each of the supply voltage levels. Both G1 and G2 output pins are held low until the $\mathrm{V}_{\mathrm{CC}}$ pin voltage exceeds 4.0 V and the $\mathrm{P}_{\mathrm{V}_{\mathrm{CC}}}$ pin voltage exceeds 9.0 V .

## Error Amplifier and Voltage Reference

The error amplifier is a transconductance type amplifier, having a nominal transconductance of $800 \mu$ mho. The transconductance has a negative temperature coefficient. Typical transconductance is $868 \mu \mathrm{mho}$ at $0^{\circ} \mathrm{C}$ and $620 \mu \mathrm{mho}$ at $125^{\circ} \mathrm{C}$ junction temperature. The amplifier has a cascode output stage which provides a typical 3.0 Mega-Ohms of
impedance. The typical error amplifier dc voltage gain is 67 dB .

External loop compensation is required for converter stability. Compensation components may be connected from the compensation pin to ground. The error amplifier input is tied to the sense pin which also has an internal $20 \mu \mathrm{~A}$ current source to ground. The current source is intended to provide a 24 mV offset when an external 1.2 k resistor is placed between the output voltage and the sense pin. The 24 mV offset voltage is intended to allow a greater dynamic load regulation range within a given specified tolerance for the output voltage. The offset may be increased by increasing the resistor value. The offset can be eliminated by connecting the sense pin directly to the regulated output voltage.

The voltage reference consists of an internal, low temperature coefficient, reference circuit with an added offset voltage. The offset voltage level is the output of the digital-to-analog converter. Control bits VID0 through VID4 control the amount of offset voltage which sets the value of the voltage reference, as shown in Table 1. The VID0-4 input bits each have internal 10 k pullup resistances. Therefore, the reference voltage, and the output voltage, may be programmed by connecting the VID pins to ground for logic " 0 " or by an open for a logic " 1 ". Typically, a logic " 1 " will be recognized by a voltage $>0.67 \times \mathrm{V}_{\mathrm{CC}}$. A logic " 0 " is a voltage $<\mathrm{V}_{\mathrm{CC}} / 3$.

## MOSFET Switch Outputs

The output MOSFETs are designed to switch a maximum of 18 V , with a peak drain current of 2.0 A. Both G1 and G2 output drives are designed to switch N -channel MOSFETs. Output drive controls to G1 and G2 are phased to prevent cross conduction of the internal IC output stages. Output dead time is typically 100 nanoseconds between G1 and G2 in order to minimize cross conduction of the external switching MOSFETs.

## Current Limit and Soft-Start Controls

The soft-start circuit is used both for initial power application and during current limit operation. A single external capacitor and an internal $10 \mu \mathrm{~A}$ current source control the rate of voltage increase at the error amplifier output, establishing the circuit turn on time. The G1 output will increase from zero duty cycle as the voltage across the soft-start capacitor increases beyond about 0.5 V . When the soft-start capacitor voltage has reached about 1.5 V , normal duty cycle operation of G1 will be allowed.

An overcurrent condition is detected by the current limit amplifier. The current limit amplifier is activated whenever the G1 output is high. The current limit amplifier compares the voltage drop across the external MOSFET driven by G1,
as measured at the $I_{F B}$ pin, with the voltage at the $I_{\max }$ pin. Because the $I_{\max }$ pin draws $190 \mu \mathrm{~A}$ of input current, the overcurrent threshold is programmed by an external resistor. Referring to Figure 13, the current limit resistor value can be determined from the following equation:

$$
\mathrm{R} 1=\frac{\left[\left(\mathrm{I}_{\mathrm{L}(\max )}\right)\left(\mathrm{R}_{\mathrm{DS}(\mathrm{on})}\right)\right]}{\left(\mathrm{I}_{\max }\right)}
$$

where:

$$
\begin{gathered}
\mathrm{I}_{\mathrm{L}(\max )}=\frac{\mathrm{I}_{\mathrm{O}}+\mathrm{I}_{\text {ripple }}}{2} \\
\mathrm{I}_{\mathrm{O}}=\text { Maximum load current } \\
\mathrm{I}_{\text {ripple }}=\text { Inductor peak to peak ripple current }
\end{gathered}
$$

## OUTEN Input and OT Output Pins

On and off control of the MC33470 may be implemented with the OUTEN pin. A logic " 1 " applied the OUTEN pin, where a logic " 1 " is above 2.0 V , will allow normal operation of the MC33470. The OUTEN pin also has multiple thresholds to provide over temperature protection. An negative temperature coefficient thermistor can be connected to the OUTEN pin, as shown in Figure 15. Together with $\mathrm{R}_{\mathrm{S}}$, a voltage divider is formed. The divider voltage will decrease as the thermistor temperature increases. Therefore, the thermistor should be mounted to the hottest part on the circuit board. When the OUTEN voltage drops below 2.0 V typically, the MC33470 OT pin open collector output will switch from a logic " 1 " to a logic " 0 ", providing a warning to the system. If the OUTEN voltage drops below 1.7 V , both G1 and G2 output driver pins are latched to a logic " 0 " state.


Figure 15. OUTEN/OT Overtemperature Function

## APPLICATIONS INFORMATION

## Design Example

Given the following requirements, design a switching dc-to-dc converter:

$$
\begin{aligned}
\mathrm{V}_{\mathrm{CC}} & =5.0 \mathrm{~V} \\
\mathrm{~V}_{\mathrm{CCP}} & =12 \mathrm{~V} \\
\text { VID4-0 bits } & =10111-\text { Output Voltage }=2.8 \mathrm{~V} \\
\text { Output current } & =0.3 \mathrm{~A} \text { to } 14 \mathrm{~A}
\end{aligned}
$$

Efficiency $\geq 80 \%$ at full load
Output ripple voltage $\approx 1 \%$ of output voltage

1. Choose power MOSFETs.

In order to meet the efficiency requirement, MOSFETs should be chosen which have a low value of $\mathrm{R}_{\mathrm{DS} \text { (on) }}$. However, the threshold voltage rating of the MOSFET must also be greater than 1.5 V , to prevent turn on of the synchronous rectifier MOSFETs due to dv/dt coupling through the Miller capacitance of the MOSFET drain-to-source junction. Figure 16 shows the gate voltage transient due to this effect.

In this design, choose two parallel MMSF3300 MOSFETs for both the main switch and the synchronous rectifier to maximize efficiency.
2. $\mathrm{D} \approx \mathrm{V}_{\mathrm{O}} / \mathrm{V}_{\text {in }}=2.8 / 5.0=0.56$
3. Inductor selection

In order to maintain continuous mode operation at $10 \%$ of full load current, the minimum value of the inductor will be:
$\mathrm{L}_{\text {min }}=\left(\mathrm{V}_{\text {in }}-\mathrm{V}_{\mathrm{O}}\right)(\mathrm{DTs}) /\left(2 \mathrm{I}_{\mathrm{O} \text { min }}\right)$

$$
=(5-2.8)(0.56 \times 3.3 \mu \mathrm{~s}) /(2 \times 1.4 \mathrm{~A})=1.45 \mu \mathrm{H}
$$

Coilcraft's U6904, or an equivalent, provides a surface mount $1.5 \mu \mathrm{H}$ choke which is rated for for full load current.
4. Output capacitor selection
$\mathrm{V}_{\text {ripple }} \approx \Delta \mathrm{I}_{\mathrm{L}} \times \mathrm{ESR}$, where ESR is the equivalent series resistance of the output capacitance. Therefore:
$\mathrm{ESR}_{\text {max }}=\mathrm{V}_{\text {ripple }} / \Delta \mathrm{I}_{\mathrm{L}}=0.01 \times 2.8 \mathrm{~V} / 1.4 \mathrm{~A}=0.02 \Omega$ maximum

The AVX TPS series of tantalum chip capacitors may be chosen. Or OSCON capacitors may be used if leaded parts are acceptable. In this case, the output capacitance consists of two parallel $820 \mu \mathrm{~F}, 4.0 \mathrm{~V}$ capacitors. Each capacitor has a maximum specified ESR of $0.012 \Omega$.
5. Input Filter

As with all buck converters, input current is drawn in pulses. In this case, the current pulses may be 14 A peak. If a $1.5 \mu \mathrm{H}$ choke is used, two parallel OSCON $150 \mu \mathrm{~F}, 16 \mathrm{~V}$ capacitors will provide a filter cutoff frequency of 7.5 kHz .
6. Feedback Loop Compensation

The corner frequency of the output filter with $\mathrm{L}=1.5 \mu \mathrm{H}$ and $\mathrm{C}_{\mathrm{o}}=1640 \mu \mathrm{~F}$ is 3.2 kHz . In addition, the ESR of each output capacitor creates a zero at:
$\mathrm{f}_{\mathrm{z}}=1 /(2 \pi \mathrm{C}$ ESR $)=1 /(2 \pi \times 820 \mu \mathrm{~F} \times 0.012)=16.2 \mathrm{kHz}$
The dc gain of the PWM is: Gain $=\mathrm{V}_{\mathrm{in}} / \mathrm{V}_{\mathrm{pp}}=5 / 1=5.0$. Where $\mathrm{V}_{\mathrm{pp}}$ is the peak-to-peak sawtooth voltage across the internal timing capacitor. In order to make the feedback loop as responsive as possible to load changes, choose the unity gain frequency to be $10 \%$ of the switching frequency, or 30 kHz . Plotting the PWM gain over frequency, at a frequency of 30 kHz the gain is about $-16.5 \mathrm{~dB}=0.15$. Therefore, to have a 30 kHz unity gain loop, the error amplifier gain at 30 kHz should be $1 / 0.15=6.7$. Choose a design phase margin for the loop of $60^{\circ}$. Also, choose the error amp type to be an integrator for best dc regulation performance. The phase boost needed by the error amplifier is then $60^{\circ}$ for the desired phase margin. Then, the following calculations can be made:
$\mathrm{k}=\tan \left[\right.$ Boost $\left./ 2+45^{\circ}\right]=\tan [60 / 2+45]=3.73$
Error Amp zero freq $=\mathrm{f}_{\mathrm{c}} / \mathrm{K}=30 \mathrm{kHz} / 3.73=8.0 \mathrm{kHz}$
Error Amp pole freq $=\mathrm{K}_{\mathrm{fc}}=3.73 \times 30 \mathrm{kHz}=112 \mathrm{kHz}$
R2 = Error Amp Gain $/ \mathrm{G}_{\mathrm{m}}=6.7 / 800 \mu=8.375 \mathrm{k}-$ use an 8.2 k standard value
$\mathrm{C} 16=1 /\left(2 \pi \mathrm{R} 2 \mathrm{f}_{\mathrm{z}}\right)=1 /(2 \pi \times 8.2 \mathrm{kx} 8.0 \mathrm{kHz})$

$$
=2426 \mathrm{pF}-\text { use } 2200 \mathrm{pF}
$$

$\mathrm{C} 17=1 /\left(2 \pi \mathrm{R} 2 \mathrm{f}_{\mathrm{p}}\right)=1 /(2 \pi \times 8.2 \mathrm{kx} 112 \mathrm{kHz})$

$$
=173 \mathrm{pF}-\text { use } 100 \mathrm{pF}
$$

The complete design is shown in Figure 13. The PC board top and bottom views are shown in Figures 17 and 18.


Figure 16. Voltage Coupling Through Miller Capacitance

PIN FUNCTION DESCRIPTION

| Pin | Name | Description |
| :---: | :---: | :---: |
| 1 | G2 | This is a high current dual totem pole output Gate Drive for the Lower, or rectifier, N-channel MOSFET. Its output swings from ground to $\mathrm{P}_{\mathrm{Vcc}}$. During initial power application, both G2 and G 1 are held low until both $\mathrm{V}_{\mathrm{CC}}$ and PVCC have reached proper levels. |
| 2 | $\mathrm{P}_{\mathrm{V}_{\mathrm{CC}}}$ | This is a separate power source connection for driving N-channel MOSFETs from the G1 and G2 outputs. It may be connected to 12 V . |
| 3 | $\mathrm{P}_{\text {Gnd }}$ | This is a separate power ground return that is connected back to the power source. It is used to reduce the effects of switching transient noise on the control circuitry. |
| 4 | $\mathrm{A}_{\text {Gnd }}$ | This pin is the ground for the control circuitry. |
| 5 | $V_{\text {CC }}$ | This pin is the positive supply of the control IC. |
| 6 | Sense | This pin is used for feedback from the output of the power supply. It has a $20 \mu \mathrm{~A}$ current source to ground which can be used to provide offset in the converter output voltage. |
| 7 | $I_{\text {max }}$ | This pin sets the current limit threshold. $190 \mu \mathrm{~A}$ must be sourced into the pin. The external resistor is determined from the following equation: $\mathrm{R}=\left(\left[\mathrm{R}_{\mathrm{DS}(o n)}\right][\mathrm{LLIM}] /[190 \mu \mathrm{~A}]\right)$ |
| 8 | $\mathrm{I}_{\mathrm{FB}}$ | This pin has two functions. First, it provides cycle-by-cycle current limiting. Second, if the current is excessive, this pin will reinitiate a soft-start cycle. If the voltage at the $\mathrm{I}_{\mathrm{FB}}$ pin drops below the voltage at the $I_{\max }$ pin when G 1 is on, the controller will go into current limit. The current limit circuit can be disabled by floating the $I_{\max }$ pin and shorting the $I_{F B}$ pin to $V_{C C}$. |
| 9 | SS | This is the soft-start pin. A capacitor at this pin, in conjunction with a $10 \mu \mathrm{~A}$ internal current source, sets the soft-start time. During moderate overload (current limit with $\mathrm{V}_{\mathrm{O}}>50 \%$ of the set value), the soft-start capacitor will be discharged by an internal $90 \mu \mathrm{~A}$ current source in order to reduce the duty cycle of G1. During hard current limit (current limit with $\mathrm{V}_{\mathrm{O}}<50 \%$ of set value), the soft-start capacitor will be discharged by a 64 mA current source. |
| 10 | Comp | This pin is provided for compensating the error amp for poles and zeros encountered in the power supply system, mostly the output LC filter. |
| 11 | $\overline{\text { OT }}$ | This is the over temperature fault pin. $\overline{\mathrm{OT}}$ is an open drain output that will be pulled low if the OUTEN pin is less than 2.0 V . |
| 12 | Fault | This pin indicates a fault condition. Fault is an open drain output that switches low if $\mathrm{V}_{\mathrm{O}}$ exceeds $115 \%$ of its set value. Once triggered, the controller will remain in this state until the power supply is recycled or the OUTEN pin is toggled. |
| 13 | $\mathrm{P}_{\text {wrgd }}$ | This pin is an open drain output which indicates that $\mathrm{V}_{\mathrm{O}}$ is properly regulated. A high level on $P_{\text {wrgd }}$ indicates that $V_{O}$ is within $\pm 4 \%$ of its set value for more than $400 \mu \mathrm{~s}$. $P_{\text {wrgd }}$ will switch low if $\mathrm{V}_{\mathrm{O}}$ is outside $\pm 4 \%$ for more than $100 \mu \mathrm{~s}$. |
| 14 | VID4 | Voltage ID pin. This CMOS-compatible input programs the output voltage as shown in Table 2. This pin has an internal 10 k pull-up resistor to $\mathrm{V}_{\mathrm{CC}}$. |
| 15 | VID3 | Voltage ID pin. This CMOS-compatible input programs the output voltage as shown in Table 2. This pin has an internal 10 k pull-up resistor to $\mathrm{V}_{\mathrm{CC}}$. |
| 16 | VID2 | Voltage ID pin. This CMOS-compatible input programs the output voltage as shown in Table 2. This pin has an internal 10 k pull-up resistor to $\mathrm{V}_{\mathrm{CC}}$. |
| 17 | VID1 | Voltage ID pin. This CMOS-compatible input programs the output voltage as shown in Table 2. This pin has an internal 10 k pull-up resistor to $\mathrm{V}_{\mathrm{CC}}$. |
| 18 | VID0 | Voltage ID pin. This CMOS-compatible input programs the output voltage as shown in Table 2. This pin has an internal 10 k pull-up resistor to $\mathrm{V}_{\mathrm{CC}}$. |
| 19 | OUTEN | This is the on/off control pin. A CMOS-compatible logic " 1 " allows the controller to operate. This pin can also be used as a temperature sensor to trigger the OT pin (when OUTEN drops below 2.0 V OT pulls low). When OUTEN drops below 1.7 V for longer than $50 \mu \mathrm{~s}$, the controller will shut down. |
| 20 | G1 | This is a high current dual totem pole output Gate Drive for the Upper, or switching, N-channel MOSFET. Its output swings from ground to $\mathrm{P}_{\mathrm{Vcc}}$. During initial power application, both G 2 and G 1 are held low until both $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{P}_{\mathrm{Vcc}}$ have reached proper levels. |

## MC33470

Table 1. Voltage Identification Code

| VID4 | VID3 | VID2 | VID1 | VIDO | $\mathrm{V}_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | 1 | 1 | - |
| 0 | 1 | 1 | 1 | 0 | - |
| 0 | 1 | 1 | 0 | 1 | - |
| 0 | 1 | 1 | 0 | 0 | - |
| 0 | 1 | 0 | 1 | 0 | - |
| 0 | 1 | 0 | 0 | 1 | - |
| 0 | 1 | 0 | 0 | 0 | - |
| 0 | 0 | 1 | 1 | 1 | - |
| 0 | 0 | 1 | 1 | 0 | - |
| 0 | 0 | 1 | 0 | 1 | 1.8 |
| 0 | 0 | 1 | 0 | 0 | 1.85 |
| 0 | 0 | 0 | 1 | 1 | 1.9 |
| 0 | 0 | 0 | 1 | 0 | 1.95 |
| 0 | 0 | 0 | 0 | 1 | 2.0 |
| 0 | 0 | 0 | 0 | 0 | 2.05 |
| 1 | 1 | 1 | 1 | 1 | No CPU |
| 1 | 1 | 1 | 1 | 0 | 2.1 |
| 1 | 1 | 1 | 0 | 1 | 2.2 |
| 1 | 1 | 1 | 0 | 0 | 2.3 |
| 1 | 1 | 0 | 1 | 1 | 2.4 |
| 1 | 1 | 0 | 1 | 0 | 2.5 |
| 1 | 1 | 0 | 0 | 1 | 2.6 |
| 1 | 1 | 0 | 0 | 0 | 2.7 |
| 1 | 0 | 1 | 1 | 1 | 2.8 |
| 1 | 0 | 1 | 1 | 0 | 2.9 |
| 1 | 0 | 1 | 0 | 1 | 3.0 |
| 1 | 0 | 1 | 0 | 0 | 3.1 |
| 1 | 0 | 0 | 1 | 1 | 3.2 |
| 1 | 0 | 0 | 1 | 0 | 3.3 |
| 1 | 0 | 0 | 0 | 1 | 3.4 |
| 1 | 0 | 0 | 0 | 0 | 3.5 |

## MC33470

Table 2. Connector Pin Function

| PIN | ROW A | ROW B |
| :---: | :---: | :---: |
| 1 | $5.0 \mathrm{~V}_{\text {in }}$ | $5.0 \mathrm{~V}_{\text {in }}$ |
| 2 | $5.0 \mathrm{~V}_{\text {in }}$ | $5.0 \mathrm{~V}_{\text {in }}$ |
| 3 | $5.0 \mathrm{~V}_{\text {in }}$ | Reserved |
| 4 | $12 \mathrm{~V}_{\text {in }}$ | $12 \mathrm{~V}_{\text {in }}$ |
| 5 | Reserved | UP\# |
| 6 | $I_{\text {share }}$ | OUTEN |
| 7 | VID0 | VID1 |
| 8 | VID2 | VID3 |
| 9 | VID4 | $\mathrm{P}_{\text {wrgd }}$ |
| 10 | $\mathrm{V}_{\text {CCP }}$ | $\mathrm{V}_{\text {SS }}$ |
| 11 | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {CCP }}$ |
| 12 | $\mathrm{V}_{\text {CCP }}$ | $\mathrm{V}_{\mathrm{SS}}$ |
| 13 | $\mathrm{V}_{S S}$ | $\mathrm{V}_{\text {CCP }}$ |
| 14 | $\mathrm{V}_{\text {CCP }}$ | $\mathrm{V}_{S S}$ |
| 15 | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {CCP }}$ |
| 16 | $\mathrm{V}_{\text {CCP }}$ | $\mathrm{V}_{\text {SS }}$ |
| 17 | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {CCP }}$ |
| 18 | $\mathrm{V}_{\text {CCP }}$ | $\mathrm{V}_{\text {SS }}$ |
| 19 | $\mathrm{V}_{\text {SS }}$ | $V_{\text {CCP }}$ |
| 20 | $\mathrm{V}_{\text {CCP }}$ | $\mathrm{V}_{S S}$ |



Figure 17. PC Board Top View


Figure 18. PC Board Bottom View

## PACKAGE DIMENSIONS




#### Abstract

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.


## PUBLICATION ORDERING INFORMATION

Literature Fulfillment:
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: ONlit@hibbertco.com
N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center
4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141-0031
Phone: 81-3-5740-2700
Email: r14525@onsemi.com
ON Semiconductor Website: http://onsemi.com
For additional information, please contact your local Sales Representative.

